Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Add enhancements to integer divider including:

Browse Source 
- better comments
  - optimize FSM to end earlier
  - passes for 32-bit or 64-bit depending on parameter to intdiv

Left div.bak in just in case have to revert back to original for now.
This commit is contained in:
James E. Stine 2021-05-31 09:12:21 -04:00
parent 889b935630
commit 2f365a9e07
3 changed files with 1773 additions and 404 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1560
wally-pipelined/src/muldiv/div.bak Executable file
View File

File diff suppressed because it is too large Load Diff

614
wally-pipelined/src/muldiv/div.sv
View File

File diff suppressed because it is too large Load Diff

3
wally-pipelined/src/muldiv/muldiv.sv
View File

@ -78,7 +78,7 @@ module muldiv (
.en(startDivideE), .clear(DivDoneE),
.reset(reset), .clk(~gclk));
assign signedDivide = (Funct3E[2]&~Funct3E[1]&~Funct3E[0]) | (Funct3E[2]&Funct3E[1]&~Funct3E[0]);
div div (QuotE, RemE, DivDoneE, DivBusyE, div0error, N, D, gclk, reset, startDivideE, signedDivide);
intdiv #(`XLEN) div (QuotE, RemE, DivDoneE, DivBusyE, div0error, N, D, gclk, reset, startDivideE, signedDivide);
// Added for debugging of start signal for divide
assign startDivideE = MulDivE&DivStartE&~DivBusyE;
@ -93,7 +93,6 @@ module muldiv (
// Select result
always_comb
// case (DivDoneE ? Funct3E_Q : Funct3E)
case (Funct3E)
3'b000: PrelimResultE = ProdE[`XLEN-1:0];
3'b001: PrelimResultE = ProdE[`XLEN*2-1:`XLEN];