Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Remove redundant logic value

Browse Source
This commit is contained in:
James E. Stine 2021-10-23 10:02:47 -05:00
parent 5142bfd624
commit 0e2efca490
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
wally-pipelined/src/fpu/divconv_pipe.sv
View File

@ -66,8 +66,6 @@ module divconv_pipe (q1, qm1, qp1, q0, qm0, qp0, rega_out, regb_out, regc_out, r
logic [59:0] d2, n2; logic [59:0] d2, n2;
logic [11:0] d3; logic [11:0] d3;
logic muxr_out, cout1, cout2, cout3, cout4, cout5, cout6, cout7;
// Check if exponent is odd for sqrt // Check if exponent is odd for sqrt
// If exp_odd=1 and sqrt, then M/2 and use ia_addr=0 as IA // If exp_odd=1 and sqrt, then M/2 and use ia_addr=0 as IA
assign d2 = (exp_odd&op_type) ? {vss, d, 6'h0} : {d, 7'h0}; assign d2 = (exp_odd&op_type) ? {vss, d, 6'h0} : {d, 7'h0};