Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

added test cases

Browse Source
This commit is contained in:
naichewa 2023-11-02 15:42:28 -07:00
parent b59abc2dcc
commit 08cf75783e
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/uncore/spi_apb.sv
View File

@ -27,7 +27,6 @@
// Current limitations: Flash read sequencer mode not implemented, dual and quad modes untestable with current test plan. // Current limitations: Flash read sequencer mode not implemented, dual and quad modes untestable with current test plan.
// Hardware interlock change to busy signal // Hardware interlock change to busy signal
// Get rid of dual/ quad mode
// write tests for fifo full and empty watermark edge cases // write tests for fifo full and empty watermark edge cases
// HoldModeDeassert make sure still works // HoldModeDeassert make sure still works
// Comment on FIFOs: watermark calculations // Comment on FIFOs: watermark calculations
@ -423,7 +422,7 @@ module SynchFIFO #(parameter M =3 , N= 8)(
output logic wwatermark, rwatermark); output logic wwatermark, rwatermark);
logic [N-1:0] mem[2**M]; logic [N-1:0] mem[2**M];
logic [M:0] rwpr, wptr; logic [M:0] rptr, wptr;
logic [M:0] rptrnext, wptrnext; logic [M:0] rptrnext, wptrnext;
logic rempty_val; logic rempty_val;
logic wfull_val; logic wfull_val;