Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Renamed DCU to DMEM

Browse Source
This commit is contained in:
David Harris 2021-02-01 18:52:22 -05:00
parent 84801213d6
commit 056b147b13
2 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
wally-pipelined/src/dcu/dcu.sv → wally-pipelined/src/dmem/dmem.sv
View File

@ -1,12 +1,12 @@
///////////////////////////////////////////
// dcu.sv
// dmem.sv
//
// Written: David_Harris@hmc.edu 9 January 2021
// Modified:
//
// Purpose: Data cache unit
// Purpose: Data memory
// Top level of the memory-stage hart logic
// Contains data cache, subword read/write datapath, interface to external bus
// Contains data cache, DTLB, subword read/write datapath, interface to external bus
//
// A component of the Wally configurable RISC-V project.
//
@ -27,7 +27,7 @@
`include "wally-config.vh"
module dcu (
module dmem (
input logic [1:0] MemRWM,
output logic [1:0] MemRWdcuoutM,
output logic DataMisalignedM,

2
wally-pipelined/src/wally/wallypipelinedhart.sv
View File

@ -93,7 +93,7 @@ module wallypipelinedhart (
ifu ifu(.*); // instruction fetch unit: PC, branch prediction, instruction cache
ieu ieu(.*); // inteber execution unit: integer register file, datapath and controller
dcu dcu(/*.Funct3M(InstrM[14:12]),*/ .*); // data cache unit
dmem dmem(/*.Funct3M(InstrM[14:12]),*/ .*); // data cache unit
ahblite ebu( // *** make IRData InstrF
.IPAdrF(PCF), .IReadF(1'b1), .IRData(), //.IReady(),