mirror of
https://github.com/openhwgroup/cvw
synced 2025-01-24 05:24:49 +00:00
6 lines
171 B
Plaintext
6 lines
171 B
Plaintext
|
config BR2_PACKAGE_FPGA_AXI_SDC
|
||
|
|
bool "FPGA AXI SDC"
|
||
|
|
help
|
||
|
|
The Vivado-RISC-V SDC Drivers.
|
||
|
|
|
||
|
|
https://www.github.com/eugene-tarassov/vivado-risc-v
|