cvw/wally-pipelined/src/mmu/tlbcam.sv

73 lines
3.3 KiB
Systemverilog
Raw Normal View History

2021-04-08 07:24:10 +00:00
///////////////////////////////////////////
// tlbcam.sv
2021-04-08 07:24:10 +00:00
//
// Written: jtorrey@hmc.edu 16 February 2021
2021-06-01 21:50:37 +00:00
// Modified: kmacsaigoren@hmc.edu 1 June 2021
// Implemented SV48 on top of SV39. This included adding the SvMode signal input and wally constants
// Mostly this was to make the cam_lines work.
2021-04-08 07:24:10 +00:00
//
// Purpose: Stores virtual page numbers with cached translations.
// Determines whether a given virtual page number is in the TLB.
//
// A component of the Wally configurable RISC-V project.
//
// Copyright (C) 2021 Harvey Mudd College & Oklahoma State University
//
// Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation
// files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy,
// modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software
// is furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
// OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
// BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
// OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
///////////////////////////////////////////
`include "wally-config.vh"
2021-06-01 21:50:37 +00:00
module tlbcam #(parameter ENTRY_BITS = 3,
2021-04-08 07:24:10 +00:00
parameter KEY_BITS = 20,
2021-06-08 17:39:32 +00:00
parameter SEGMENT_BITS = 10) (
input logic clk, reset,
input logic [KEY_BITS-1:0] VirtualPageNumber,
input logic [1:0] PageTypeWriteVal,
input logic TLBFlush,
2021-07-04 16:32:27 +00:00
input logic [2**ENTRY_BITS-1:0] WriteEnables,
2021-06-08 17:39:32 +00:00
//output logic [ENTRY_BITS-1:0] VPNIndex,
output logic [2**ENTRY_BITS-1:0] ReadLines,
2021-06-08 17:39:32 +00:00
output logic [1:0] HitPageType,
output logic CAMHit
2021-04-08 07:24:10 +00:00
);
localparam NENTRIES = 2**ENTRY_BITS;
logic [1:0] PageTypeList [NENTRIES-1:0];
2021-04-08 07:24:10 +00:00
logic [NENTRIES-1:0] Matches;
// Create NENTRIES CAM lines, each of which will independently consider
// whether the requested virtual address is a match. Each line stores the
// original virtual page number from when the address was written, regardless
// of page type. However, matches are determined based on a subset of the
// page number segments.
2021-07-04 16:32:27 +00:00
2021-07-04 18:59:04 +00:00
tlbcamline #(KEY_BITS, SEGMENT_BITS) camlines[NENTRIES-1:0](
2021-07-04 16:32:27 +00:00
.CAMLineWrite(WriteEnables),
.MatchedPageType(PageTypeList), // *** change name to agree
.Match(ReadLines), // *** change name to agree
2021-07-04 18:59:04 +00:00
.*);
2021-04-08 07:24:10 +00:00
// In case there are multiple matches in the CAM, select only one
2021-04-13 17:37:24 +00:00
// *** it might be guaranteed that the CAM will never have multiple matches.
// If so, this is just an encoder
//priorityencoder #(ENTRY_BITS) matchencoder(Matches, VPNIndex);
2021-04-08 07:24:10 +00:00
assign CAMHit = |ReadLines & ~TLBFlush;
assign HitPageType = PageTypeList.or; // applies OR to elements of the (NENTRIES x 2) array to get 2-bit result
2021-04-08 07:24:10 +00:00
endmodule