2022-02-04 22:18:01 +00:00
|
|
|
///////////////////////////////////////////
|
|
|
|
// subcachelineread
|
|
|
|
//
|
|
|
|
// Written: Ross Thompson ross1728@gmail.com February 04, 2022
|
|
|
|
// Muxes the cache line downto the word size. Also include possilbe save/restore registers/muxes.
|
|
|
|
//
|
|
|
|
// Purpose: Controller for the dcache fsm
|
|
|
|
//
|
|
|
|
// A component of the Wally configurable RISC-V project.
|
|
|
|
//
|
|
|
|
// Copyright (C) 2021 Harvey Mudd College & Oklahoma State University
|
|
|
|
//
|
|
|
|
// MIT LICENSE
|
|
|
|
// Permission is hereby granted, free of charge, to any person obtaining a copy of this
|
|
|
|
// software and associated documentation files (the "Software"), to deal in the Software
|
|
|
|
// without restriction, including without limitation the rights to use, copy, modify, merge,
|
|
|
|
// publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons
|
|
|
|
// to whom the Software is furnished to do so, subject to the following conditions:
|
|
|
|
//
|
|
|
|
// The above copyright notice and this permission notice shall be included in all copies or
|
|
|
|
// substantial portions of the Software.
|
|
|
|
//
|
|
|
|
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED,
|
|
|
|
// INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
|
|
|
|
// PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
|
|
// BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
|
|
|
|
// TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE
|
|
|
|
// OR OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
////////////////////////////////////////////////////////////////////////////////////////////////
|
|
|
|
|
|
|
|
`include "wally-config.vh"
|
|
|
|
|
2022-03-11 18:44:04 +00:00
|
|
|
module subcachelineread #(parameter LINELEN, WORDLEN, MUXINTERVAL, LOGWPL)(
|
|
|
|
input logic [$clog2(LINELEN/8) - $clog2(MUXINTERVAL/8) - 1 : 0] PAdr,
|
2022-02-04 22:18:01 +00:00
|
|
|
input logic [LINELEN-1:0] ReadDataLine,
|
|
|
|
output logic [WORDLEN-1:0] ReadDataWord);
|
|
|
|
|
|
|
|
localparam WORDSPERLINE = LINELEN/MUXINTERVAL;
|
2022-03-11 20:58:21 +00:00
|
|
|
// pad is for icache. Muxing extends over the cacheline boundary.
|
2022-02-04 22:18:01 +00:00
|
|
|
localparam PADLEN = WORDLEN-MUXINTERVAL;
|
|
|
|
logic [LINELEN+(WORDLEN-MUXINTERVAL)-1:0] ReadDataLinePad;
|
|
|
|
logic [WORDLEN-1:0] ReadDataLineSets [(LINELEN/MUXINTERVAL)-1:0];
|
|
|
|
|
|
|
|
if (PADLEN > 0) begin
|
|
|
|
logic [PADLEN-1:0] Pad;
|
|
|
|
assign Pad = '0;
|
|
|
|
assign ReadDataLinePad = {Pad, ReadDataLine};
|
|
|
|
end else assign ReadDataLinePad = ReadDataLine;
|
|
|
|
|
|
|
|
genvar index;
|
|
|
|
for (index = 0; index < WORDSPERLINE; index++) begin:readdatalinesetsmux
|
2022-03-04 00:07:31 +00:00
|
|
|
assign ReadDataLineSets[index] = ReadDataLinePad[(index*MUXINTERVAL)+WORDLEN-1: (index*MUXINTERVAL)];
|
2022-02-04 22:18:01 +00:00
|
|
|
end
|
|
|
|
// variable input mux
|
2022-07-23 04:29:14 +00:00
|
|
|
assign ReadDataWord = ReadDataLineSets[PAdr];
|
2022-02-04 22:18:01 +00:00
|
|
|
endmodule
|