QuestaSim-64 qrun 2021.2_1 Utility 2021.05 May 15 2021 Start time: 21:17:08 on Oct 09,2021 qrun -simulate -snapshot wally # vsim -lib qrun.out/work -c -do "run -all; quit -f" -statslog qrun.out/stats_log wally -appendlog -l qrun.log # Start time: 21:17:09 on Oct 09,2021 # // Questa Sim-64 # // Version 2021.2_1 linux_x86_64 May 15 2021 # // # // Copyright 1991-2021 Mentor Graphics Corporation # // All Rights Reserved. # // # // QuestaSim and its associated documentation contain trade # // secrets and commercial or financial information that are the property of # // Mentor Graphics Corporation and are privileged, confidential, # // and exempt from disclosure under the Freedom of Information Act, # // 5 U.S.C. Section 552. Furthermore, this information # // is prohibited from disclosure under the Trade Secrets Act, # // 18 U.S.C. Section 1905. # // # Loading sv_std.std # Loading work.cla_sub52(fast) # Loading work.convert_inputs(fast) # Loading work.convert_inputs_div(fast) # Loading work.decoder(fast) # Loading work.faddcvt(fast) # Loading work.floprc(fast) # Loading work.fpudivsqrtrecur(fast) # Loading work.intdiv(fast) # Loading work.lz52(fast) # Loading work.qsel(fast) # Loading work.ahbliteState(fast) # Loading work.testbench_sv_unit(fast) # Loading work.testbench(fast) # Loading work.regfile(fast) # Loading work.csrn(fast) # Loading work.instrTrackerTB(fast) # Loading work.instrNameDecTB(fast) # Loading work.copyShadow(fast) # Loading work.tlbcamline(fast) # Loading work.pmpadrdec(fast) # Loading work.cacheway(fast) # Loading work.cacheway(fast__1) # run -all # ** Warning: Multiple Instruction Cache ways not yet implemented # Time: 0 ns Scope: testbench.riscvassertions File: ../testbench/testbench.sv Line: 327 # ** Error: Some regression tests will fail if TIM_RANGE is less than 56'h07FFFFFF # Time: 0 ns Scope: testbench.riscvassertions File: ../testbench/testbench.sv Line: 330 # Read memfile ../../imperas-riscv-tests/work/rv32i/I-ADD-01.elf.memfile # rv32i/I-ADD-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-ADDI-01.elf.memfile # rv32i/I-ADDI-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-AND-01.elf.memfile # rv32i/I-AND-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-ANDI-01.elf.memfile # rv32i/I-ANDI-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-AUIPC-01.elf.memfile # rv32i/I-AUIPC-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-BEQ-01.elf.memfile # rv32i/I-BEQ-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-BGE-01.elf.memfile # rv32i/I-BGE-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-BGEU-01.elf.memfile # rv32i/I-BGEU-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-BLT-01.elf.memfile # rv32i/I-BLT-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-BLTU-01.elf.memfile # rv32i/I-BLTU-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-BNE-01.elf.memfile # rv32i/I-BNE-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-DELAY_SLOTS-01.elf.memfile # rv32i/I-DELAY_SLOTS-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-EBREAK-01.elf.memfile # rv32i/I-EBREAK-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-ECALL-01.elf.memfile # rv32i/I-ECALL-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-ENDIANESS-01.elf.memfile # rv32i/I-ENDIANESS-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-IO-01.elf.memfile # rv32i/I-IO-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-JAL-01.elf.memfile # rv32i/I-JAL-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-JALR-01.elf.memfile # rv32i/I-JALR-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-LB-01.elf.memfile # 790020 Warning: access to memory address 0 # # rv32i/I-LB-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-LBU-01.elf.memfile # rv32i/I-LBU-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-LH-01.elf.memfile # rv32i/I-LH-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-LHU-01.elf.memfile # rv32i/I-LHU-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-LUI-01.elf.memfile # rv32i/I-LUI-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-LW-01.elf.memfile # rv32i/I-LW-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-MISALIGN_LDST-01.elf.memfile # rv32i/I-MISALIGN_LDST-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-NOP-01.elf.memfile # rv32i/I-NOP-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-OR-01.elf.memfile # rv32i/I-OR-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-ORI-01.elf.memfile # rv32i/I-ORI-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-RF_size-01.elf.memfile # rv32i/I-RF_size-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-RF_width-01.elf.memfile # rv32i/I-RF_width-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-RF_x0-01.elf.memfile # rv32i/I-RF_x0-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SB-01.elf.memfile # 1233020 Warning: access to memory address 0 # # rv32i/I-SB-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SH-01.elf.memfile # rv32i/I-SH-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SLL-01.elf.memfile # rv32i/I-SLL-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SLLI-01.elf.memfile # rv32i/I-SLLI-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SLT-01.elf.memfile # rv32i/I-SLT-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SLTI-01.elf.memfile # rv32i/I-SLTI-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SLTIU-01.elf.memfile # rv32i/I-SLTIU-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SLTU-01.elf.memfile # rv32i/I-SLTU-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SRA-01.elf.memfile # rv32i/I-SRA-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SRAI-01.elf.memfile # rv32i/I-SRAI-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SRL-01.elf.memfile # rv32i/I-SRL-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SRLI-01.elf.memfile # rv32i/I-SRLI-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SUB-01.elf.memfile # rv32i/I-SUB-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-SW-01.elf.memfile # rv32i/I-SW-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-XOR-01.elf.memfile # rv32i/I-XOR-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/I-XORI-01.elf.memfile # rv32i/I-XORI-01 succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-ADD.elf.memfile # rv32i/WALLY-ADD succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-SUB.elf.memfile # rv32i/WALLY-SUB succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-ADDI.elf.memfile # rv32i/WALLY-ADDI succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-ANDI.elf.memfile # rv32i/WALLY-ANDI succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-ORI.elf.memfile # rv32i/WALLY-ORI succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-XORI.elf.memfile # rv32i/WALLY-XORI succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-SLTI.elf.memfile # rv32i/WALLY-SLTI succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-SLTIU.elf.memfile # rv32i/WALLY-SLTIU succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-SLLI.elf.memfile # rv32i/WALLY-SLLI succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-SRLI.elf.memfile # rv32i/WALLY-SRLI succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-SRAI.elf.memfile # rv32i/WALLY-SRAI succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-LOAD.elf.memfile # rv32i/WALLY-LOAD succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-SUB.elf.memfile # rv32i/WALLY-SUB succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-STORE.elf.memfile # rv32i/WALLY-STORE succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-JAL.elf.memfile # rv32i/WALLY-JAL succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-JALR.elf.memfile # rv32i/WALLY-JALR succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-BEQ.elf.memfile # 2846200 Warning: access to memory address 0 # # rv32i/WALLY-BEQ succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-BNE.elf.memfile # rv32i/WALLY-BNE succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-BLTU.elf.memfile # rv32i/WALLY-BLTU succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-BLT.elf.memfile # rv32i/WALLY-BLT succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-BGE.elf.memfile # rv32i/WALLY-BGE succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-BGEU.elf.memfile # rv32i/WALLY-BGEU succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-CSRRW.elf.memfile # rv32i/WALLY-CSRRW succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-CSRRS.elf.memfile # rv32i/WALLY-CSRRS succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-CSRRC.elf.memfile # rv32i/WALLY-CSRRC succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-CSRRWI.elf.memfile # rv32i/WALLY-CSRRWI succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-CSRRSI.elf.memfile # rv32i/WALLY-CSRRSI succeeded. Brilliant!!! # Read memfile ../../imperas-riscv-tests/work/rv32i/WALLY-CSRRCI.elf.memfile # rv32i/WALLY-CSRRCI succeeded. Brilliant!!! # SUCCESS! All tests ran without failures. # ** Note: $stop : ../testbench/testbench.sv(244) # Time: 4170295 ns Iteration: 0 Instance: /testbench # Break at ../testbench/testbench.sv line 244 # Stopped at ../testbench/testbench.sv line 244 # quit -f # End time: 21:17:54 on Oct 09,2021, Elapsed time: 0:00:45 # Errors: 1, Warnings: 1 # *** Summary ********************************************* # qrun: Errors: 0, Warnings: 0 # vsim: Errors: 1, Warnings: 1 # Totals: Errors: 1, Warnings: 1