From e424c15b539c99959eb4d785d1b40c0502f842c3 Mon Sep 17 00:00:00 2001 From: xavi Date: Sat, 23 Mar 2024 21:01:09 -0700 Subject: [PATCH] Added simple voltage divider --- voltage_divider/voltage_divider.kicad_prl | 77 +++++ voltage_divider/voltage_divider.kicad_pro | 317 +++++++++++++++++++++ voltage_divider/voltage_divider.kicad_sch | 324 ++++++++++++++++++++++ 3 files changed, 718 insertions(+) create mode 100644 voltage_divider/voltage_divider.kicad_prl create mode 100644 voltage_divider/voltage_divider.kicad_pro create mode 100644 voltage_divider/voltage_divider.kicad_sch diff --git a/voltage_divider/voltage_divider.kicad_prl b/voltage_divider/voltage_divider.kicad_prl new file mode 100644 index 0000000..bee5b9c --- /dev/null +++ b/voltage_divider/voltage_divider.kicad_prl @@ -0,0 +1,77 @@ +{ + "board": { + "active_layer": 0, + "active_layer_preset": "", + "auto_track_width": true, + "hidden_netclasses": [], + "hidden_nets": [], + "high_contrast_mode": 0, + "net_color_mode": 1, + "opacity": { + "images": 0.6, + "pads": 1.0, + "tracks": 1.0, + "vias": 1.0, + "zones": 0.6 + }, + "selection_filter": { + "dimensions": true, + "footprints": true, + "graphics": true, + "keepouts": true, + "lockedItems": false, + "otherItems": true, + "pads": true, + "text": true, + "tracks": true, + "vias": true, + "zones": true + }, + "visible_items": [ + 0, + 1, + 2, + 3, + 4, + 5, + 8, + 9, + 10, + 11, + 12, + 13, + 15, + 16, + 17, + 18, + 19, + 20, + 21, + 22, + 23, + 24, + 25, + 26, + 27, + 28, + 29, + 30, + 32, + 33, + 34, + 35, + 36, + 39, + 40 + ], + "visible_layers": "fffffff_ffffffff", + "zone_display_mode": 0 + }, + "meta": { + "filename": "voltage_divider.kicad_prl", + "version": 3 + }, + "project": { + "files": [] + } +} diff --git a/voltage_divider/voltage_divider.kicad_pro b/voltage_divider/voltage_divider.kicad_pro new file mode 100644 index 0000000..da91f35 --- /dev/null +++ b/voltage_divider/voltage_divider.kicad_pro @@ -0,0 +1,317 @@ +{ + "board": { + "3dviewports": [], + "layer_presets": [], + "viewports": [] + }, + "boards": [], + "cvpcb": { + "equivalence_files": [] + }, + "erc": { + "erc_exclusions": [], + "meta": { + "version": 0 + }, + "pin_map": [ + [ + 0, + 0, + 0, + 0, + 0, + 0, + 1, + 0, + 0, + 0, + 0, + 2 + ], + [ + 0, + 2, + 0, + 1, + 0, + 0, + 1, + 0, + 2, + 2, + 2, + 2 + ], + [ + 0, + 0, + 0, + 0, + 0, + 0, + 1, + 0, + 1, + 0, + 1, + 2 + ], + [ + 0, + 1, + 0, + 0, + 0, + 0, + 1, + 1, + 2, + 1, + 1, + 2 + ], + [ + 0, + 0, + 0, + 0, + 0, + 0, + 1, + 0, + 0, + 0, + 0, + 2 + ], + [ + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 0, + 2 + ], + [ + 1, + 1, + 1, + 1, + 1, + 0, + 1, + 1, + 1, + 1, + 1, + 2 + ], + [ + 0, + 0, + 0, + 1, + 0, + 0, + 1, + 0, + 0, + 0, + 0, + 2 + ], + [ + 0, + 2, + 1, + 2, + 0, + 0, + 1, + 0, + 2, + 2, + 2, + 2 + ], + [ + 0, + 2, + 0, + 1, + 0, + 0, + 1, + 0, + 2, + 0, + 0, + 2 + ], + [ + 0, + 2, + 1, + 1, + 0, + 0, + 1, + 0, + 2, + 0, + 0, + 2 + ], + [ + 2, + 2, + 2, + 2, + 2, + 2, + 2, + 2, + 2, + 2, + 2, + 2 + ] + ], + "rule_severities": { + "bus_definition_conflict": "error", + "bus_entry_needed": "error", + "bus_to_bus_conflict": "error", + "bus_to_net_conflict": "error", + "conflicting_netclasses": "error", + "different_unit_footprint": "error", + "different_unit_net": "error", + "duplicate_reference": "error", + "duplicate_sheet_names": "error", + "endpoint_off_grid": "warning", + "extra_units": "error", + "global_label_dangling": "warning", + "hier_label_mismatch": "error", + "label_dangling": "error", + "lib_symbol_issues": "warning", + "missing_bidi_pin": "warning", + "missing_input_pin": "warning", + "missing_power_pin": "error", + "missing_unit": "warning", + "multiple_net_names": "warning", + "net_not_bus_member": "warning", + "no_connect_connected": "warning", + "no_connect_dangling": "warning", + "pin_not_connected": "error", + "pin_not_driven": "error", + "pin_to_pin": "warning", + "power_pin_not_driven": "error", + "similar_labels": "warning", + "simulation_model_issue": "ignore", + "unannotated": "error", + "unit_value_mismatch": "error", + "unresolved_variable": "error", + "wire_dangling": "error" + } + }, + "libraries": { + "pinned_footprint_libs": [], + "pinned_symbol_libs": [] + }, + "meta": { + "filename": "voltage_divider.kicad_pro", + "version": 1 + }, + "net_settings": { + "classes": [ + { + "bus_width": 12, + "clearance": 0.2, + "diff_pair_gap": 0.25, + "diff_pair_via_gap": 0.25, + "diff_pair_width": 0.2, + "line_style": 0, + "microvia_diameter": 0.3, + "microvia_drill": 0.1, + "name": "Default", + "pcb_color": "rgba(0, 0, 0, 0.000)", + "schematic_color": "rgba(0, 0, 0, 0.000)", + "track_width": 0.2, + "via_diameter": 0.6, + "via_drill": 0.3, + "wire_width": 6 + } + ], + "meta": { + "version": 3 + }, + "net_colors": null, + "netclass_assignments": null, + "netclass_patterns": [] + }, + "pcbnew": { + "last_paths": { + "gencad": "", + "idf": "", + "netlist": "", + "specctra_dsn": "", + "step": "", + "vrml": "" + }, + "page_layout_descr_file": "" + }, + "schematic": { + "annotate_start_num": 0, + "drawing": { + "dashed_lines_dash_length_ratio": 12.0, + "dashed_lines_gap_length_ratio": 3.0, + "default_line_thickness": 6.0, + "default_text_size": 50.0, + "field_names": [], + "intersheets_ref_own_page": false, + "intersheets_ref_prefix": "", + "intersheets_ref_short": false, + "intersheets_ref_show": false, + "intersheets_ref_suffix": "", + "junction_size_choice": 3, + "label_size_ratio": 0.375, + "pin_symbol_size": 25.0, + "text_offset_ratio": 0.15 + }, + "legacy_lib_dir": "", + "legacy_lib_list": [], + "meta": { + "version": 1 + }, + "net_format_name": "", + "ngspice": { + "fix_include_paths": true, + "meta": { + "version": 0 + }, + "model_mode": 0, + "workbook_filename": "" + }, + "page_layout_descr_file": "", + "plot_directory": "", + "spice_current_sheet_as_root": false, + "spice_external_command": "spice \"%I\"", + "spice_model_current_sheet_as_root": true, + "spice_save_all_currents": false, + "spice_save_all_voltages": false, + "subpart_first_id": 65, + "subpart_id_separator": 0 + }, + "sheets": [ + [ + "0b005e35-6389-478b-b18b-809bdba2bdd5", + "" + ] + ], + "text_variables": {} +} diff --git a/voltage_divider/voltage_divider.kicad_sch b/voltage_divider/voltage_divider.kicad_sch new file mode 100644 index 0000000..ae2cbc2 --- /dev/null +++ b/voltage_divider/voltage_divider.kicad_sch @@ -0,0 +1,324 @@ +(kicad_sch (version 20230121) (generator eeschema) + + (uuid 0b005e35-6389-478b-b18b-809bdba2bdd5) + + (paper "A4") + + (lib_symbols + (symbol "Device:R" (pin_numbers hide) (pin_names (offset 0)) (in_bom yes) (on_board yes) + (property "Reference" "R" (at 2.032 0 90) + (effects (font (size 1.27 1.27))) + ) + (property "Value" "R" (at 0 0 90) + (effects (font (size 1.27 1.27))) + ) + (property "Footprint" "" (at -1.778 0 90) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Datasheet" "~" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "ki_keywords" "R res resistor" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "ki_description" "Resistor" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "ki_fp_filters" "R_*" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (symbol "R_0_1" + (rectangle (start -1.016 -2.54) (end 1.016 2.54) + (stroke (width 0.254) (type default)) + (fill (type none)) + ) + ) + (symbol "R_1_1" + (pin passive line (at 0 3.81 270) (length 1.27) + (name "~" (effects (font (size 1.27 1.27)))) + (number "1" (effects (font (size 1.27 1.27)))) + ) + (pin passive line (at 0 -3.81 90) (length 1.27) + (name "~" (effects (font (size 1.27 1.27)))) + (number "2" (effects (font (size 1.27 1.27)))) + ) + ) + ) + (symbol "Simulation_SPICE:0" (power) (pin_names (offset 0)) (in_bom yes) (on_board yes) + (property "Reference" "#GND" (at 0 -2.54 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Value" "0" (at 0 -1.778 0) + (effects (font (size 1.27 1.27))) + ) + (property "Footprint" "" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Datasheet" "~" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "ki_keywords" "simulation" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "ki_description" "0V reference potential for simulation" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (symbol "0_0_1" + (polyline + (pts + (xy -1.27 0) + (xy 0 -1.27) + (xy 1.27 0) + (xy -1.27 0) + ) + (stroke (width 0) (type default)) + (fill (type none)) + ) + ) + (symbol "0_1_1" + (pin power_in line (at 0 0 0) (length 0) hide + (name "0" (effects (font (size 1.016 1.016)))) + (number "1" (effects (font (size 1.016 1.016)))) + ) + ) + ) + (symbol "Simulation_SPICE:VSIN" (pin_numbers hide) (pin_names (offset 0.0254)) (in_bom yes) (on_board yes) + (property "Reference" "V" (at 2.54 2.54 0) + (effects (font (size 1.27 1.27)) (justify left)) + ) + (property "Value" "VSIN" (at 2.54 0 0) + (effects (font (size 1.27 1.27)) (justify left)) + ) + (property "Footprint" "" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Datasheet" "~" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Sim.Pins" "1=+ 2=-" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Sim.Params" "dc=0 ampl=1 f=1k ac=1" (at 2.54 -2.54 0) + (effects (font (size 1.27 1.27)) (justify left)) + ) + (property "Sim.Type" "SIN" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Sim.Device" "V" (at 0 0 0) + (effects (font (size 1.27 1.27)) (justify left) hide) + ) + (property "ki_keywords" "simulation ac vac" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "ki_description" "Voltage source, sinusoidal" (at 0 0 0) + (effects (font (size 1.27 1.27)) hide) + ) + (symbol "VSIN_0_0" + (arc (start 0 0) (mid -0.635 0.6323) (end -1.27 0) + (stroke (width 0) (type default)) + (fill (type none)) + ) + (arc (start 0 0) (mid 0.635 -0.6323) (end 1.27 0) + (stroke (width 0) (type default)) + (fill (type none)) + ) + (text "+" (at 0 1.905 0) + (effects (font (size 1.27 1.27))) + ) + ) + (symbol "VSIN_0_1" + (circle (center 0 0) (radius 2.54) + (stroke (width 0.254) (type default)) + (fill (type background)) + ) + ) + (symbol "VSIN_1_1" + (pin passive line (at 0 5.08 270) (length 2.54) + (name "~" (effects (font (size 1.27 1.27)))) + (number "1" (effects (font (size 1.27 1.27)))) + ) + (pin passive line (at 0 -5.08 90) (length 2.54) + (name "~" (effects (font (size 1.27 1.27)))) + (number "2" (effects (font (size 1.27 1.27)))) + ) + ) + ) + ) + + (junction (at 101.6 76.2) (diameter 0) (color 0 0 0 0) + (uuid 28462b75-0a1c-47cb-8c27-f77a4c457dc0) + ) + (junction (at 101.6 87.63) (diameter 0) (color 0 0 0 0) + (uuid 4a817b43-0b4b-4df3-9d29-7f622f62b126) + ) + (junction (at 76.2 76.2) (diameter 0) (color 0 0 0 0) + (uuid c5afe032-a421-4693-b39d-603e239cc63d) + ) + + (wire (pts (xy 101.6 76.2) (xy 101.6 80.01)) + (stroke (width 0) (type default)) + (uuid 151b285f-febc-4ef0-918d-e0cbb8849d2b) + ) + (wire (pts (xy 101.6 87.63) (xy 101.6 91.44)) + (stroke (width 0) (type default)) + (uuid 15ee65a5-e7ff-4631-9215-8404afcea17f) + ) + (wire (pts (xy 76.2 87.63) (xy 101.6 87.63)) + (stroke (width 0) (type default)) + (uuid 1d574b95-e3cc-4c15-bfd2-d4b12ab4b6e3) + ) + (wire (pts (xy 73.66 76.2) (xy 76.2 76.2)) + (stroke (width 0) (type default)) + (uuid 4b0022f7-bc10-4b4e-a05c-7f22bd438baf) + ) + (wire (pts (xy 96.52 76.2) (xy 101.6 76.2)) + (stroke (width 0) (type default)) + (uuid 64866e79-786b-4142-817b-0123d2bf33cb) + ) + (wire (pts (xy 101.6 76.2) (xy 105.41 76.2)) + (stroke (width 0) (type default)) + (uuid 9a0a91cb-0e5d-4cc8-a8a8-88ef80a4e79a) + ) + (wire (pts (xy 76.2 86.36) (xy 76.2 87.63)) + (stroke (width 0) (type default)) + (uuid bd5a4782-d6ac-4369-b514-738cc78a9b79) + ) + (wire (pts (xy 76.2 76.2) (xy 88.9 76.2)) + (stroke (width 0) (type default)) + (uuid ebdcf04a-6dbd-4c9f-98ad-b2f2ecda0eb8) + ) + + (global_label "in" (shape input) (at 73.66 76.2 180) (fields_autoplaced) + (effects (font (size 1.27 1.27)) (justify right)) + (uuid 9f100d2b-e5f6-4ece-9283-10f6a39c84e2) + (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 68.921 76.2 0) + (effects (font (size 1.27 1.27)) (justify right) hide) + ) + ) + (global_label "out" (shape input) (at 105.41 76.2 0) (fields_autoplaced) + (effects (font (size 1.27 1.27)) (justify left)) + (uuid fe78ddf1-71ac-41a3-920d-e4c33b05dacc) + (property "Intersheetrefs" "${INTERSHEET_REFS}" (at 111.4189 76.2 0) + (effects (font (size 1.27 1.27)) (justify left) hide) + ) + ) + + (symbol (lib_id "Simulation_SPICE:0") (at 101.6 91.44 0) (unit 1) + (in_bom yes) (on_board yes) (dnp no) + (uuid 06c34c5d-c8f3-4f80-9227-568debb3c8cc) + (property "Reference" "#GND01" (at 101.6 93.98 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Value" "0" (at 104.14 91.44 0) + (effects (font (size 1.27 1.27))) + ) + (property "Footprint" "" (at 101.6 91.44 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Datasheet" "~" (at 101.6 91.44 0) + (effects (font (size 1.27 1.27)) hide) + ) + (pin "1" (uuid ba7774c3-3edf-4914-920c-01061e3ade93)) + (instances + (project "" + (path "/0b005e35-6389-478b-b18b-809bdba2bdd5" + (reference "#GND01") (unit 1) + ) + ) + ) + ) + + (symbol (lib_id "Device:R") (at 92.71 76.2 90) (unit 1) + (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced) + (uuid 63823fb2-7ea8-4a2c-b9a3-5a1c4f627bcc) + (property "Reference" "R1" (at 92.71 69.85 90) + (effects (font (size 1.27 1.27))) + ) + (property "Value" "1k" (at 92.71 72.39 90) + (effects (font (size 1.27 1.27))) + ) + (property "Footprint" "" (at 92.71 77.978 90) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Datasheet" "~" (at 92.71 76.2 0) + (effects (font (size 1.27 1.27)) hide) + ) + (pin "2" (uuid 1de5e0ba-b4e0-455a-a548-02b90555396f)) + (pin "1" (uuid 3ce6aece-7e46-459d-bfe9-c7c4c4da0c97)) + (instances + (project "" + (path "/0b005e35-6389-478b-b18b-809bdba2bdd5" + (reference "R1") (unit 1) + ) + ) + ) + ) + + (symbol (lib_id "Device:R") (at 101.6 83.82 0) (unit 1) + (in_bom yes) (on_board yes) (dnp no) (fields_autoplaced) + (uuid a5aa070d-b6c9-4f7b-897a-98ef2e623421) + (property "Reference" "R2" (at 104.14 82.55 0) + (effects (font (size 1.27 1.27)) (justify left)) + ) + (property "Value" "2k" (at 104.14 85.09 0) + (effects (font (size 1.27 1.27)) (justify left)) + ) + (property "Footprint" "" (at 99.822 83.82 90) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Datasheet" "~" (at 101.6 83.82 0) + (effects (font (size 1.27 1.27)) hide) + ) + (pin "2" (uuid 2925fe16-f3ee-4792-b78c-3da3cf0b8499)) + (pin "1" (uuid cfafb9a6-9ebc-4577-9f49-434f5fb987c4)) + (instances + (project "" + (path "/0b005e35-6389-478b-b18b-809bdba2bdd5" + (reference "R2") (unit 1) + ) + ) + ) + ) + + (symbol (lib_id "Simulation_SPICE:VSIN") (at 76.2 81.28 0) (unit 1) + (in_bom yes) (on_board yes) (dnp no) + (uuid fc4e57d1-2285-4cb8-b4f6-44ca97929176) + (property "Reference" "V1" (at 80.01 78.6102 0) + (effects (font (size 1.27 1.27)) (justify left)) + ) + (property "Value" "VSIN" (at 80.01 81.1502 0) + (effects (font (size 1.27 1.27)) (justify left)) + ) + (property "Footprint" "" (at 76.2 81.28 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Datasheet" "~" (at 76.2 81.28 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Sim.Pins" "1=+ 2=-" (at 76.2 81.28 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Sim.Params" "dc=0 ampl=3 f=100 td=0 theta=0 phase=0 ac=0" (at 21.59 82.55 0) + (effects (font (size 1.27 1.27)) (justify left)) + ) + (property "Sim.Type" "SIN" (at 76.2 81.28 0) + (effects (font (size 1.27 1.27)) hide) + ) + (property "Sim.Device" "V" (at 76.2 81.28 0) + (effects (font (size 1.27 1.27)) (justify left) hide) + ) + (pin "2" (uuid 83910f5f-4e21-4ddc-a292-b5a37c92e3fc)) + (pin "1" (uuid 47fb123a-15a3-41e1-b740-23ea26ce7bf3)) + (instances + (project "" + (path "/0b005e35-6389-478b-b18b-809bdba2bdd5" + (reference "V1") (unit 1) + ) + ) + ) + ) + + (sheet_instances + (path "/" (page "1")) + ) +)