Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
Configurable RISC-V Processor
217 Commits 5 Branches 2 Tags 53 MiB
SystemVerilog 33.7%
Python 19.2%
Assembly 17.5%
Tcl 16.2%
C 5.8%
Other 7.4%
f95a1eadd9
Go to file
Shreya Sanghai f95a1eadd9 fixed bugs
2021-03-04 12:59:45 -05:00
sky130
wally-pipelined fixed bugs 2021-03-04 12:59:45 -05:00
.gitignore add .nfs* files to gitignore 2021-02-28 20:48:01 +00:00
.gitmodules
LICENSE
README.md

README.md

riscv-wally

Configurable RISC-V Processor