mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
6299c0ef0b
We determined that this case is not hit even for i$, so this case is also excluded separately for i$. It could be a better idea to remove the ~FlushStage check completely (if we're sure). My reasoning for this one is written as a comment in the exclusion script: since a pipeline stall is asserted by the cache in the fetch stage (which happens before going into the WRITE_LINE state and asserting SetValidWay), there seems to be no way to trigger a FlushStage (FlushW for D$) while the stallM is active. |
||
|---|---|---|
| .. | ||
| cache.sv | ||
| cachefsm.sv | ||
| cacheLRU.sv | ||
| cacheway.sv | ||
| subcachelineread.sv | ||