1
0
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
cvw/examples/verilog/fma/synth
2022-06-13 22:47:51 +00:00

2 lines
44 B
Plaintext
Executable File

make -C ../../../synthDC synth DESIGN=fma16