mirror of
https://github.com/openhwgroup/cvw
synced 2025-01-24 13:34:28 +00:00
44 lines
1.9 KiB
Plaintext
44 lines
1.9 KiB
Plaintext
# RISC-V Architecture Test RV32EM Makefrag
|
|
#
|
|
# Copyright (c) 2018, Imperas Software Ltd.
|
|
# Copyright (c) 2020, InCore Semiconductors. Pvt. Ltd.
|
|
# All rights reserved.
|
|
#
|
|
# Redistribution and use in source and binary forms, with or without
|
|
# modification, are permitted provided that the following conditions are met:
|
|
# * Redistributions of source code must retain the above copyright
|
|
# notice, this list of conditions and the following disclaimer.
|
|
# * Redistributions in binary form must reproduce the above copyright
|
|
# notice, this list of conditions and the following disclaimer in the
|
|
# documentation and/or other materials provided with the distribution.
|
|
# * Neither the name of the Imperas Software Ltd. nor the
|
|
# names of its contributors may be used to endorse or promote products
|
|
# derived from this software without specific prior written permission.
|
|
#
|
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
|
|
# IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
|
|
# THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
|
# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL Imperas Software Ltd. BE LIABLE FOR ANY
|
|
# DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
# (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
|
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
|
# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
#
|
|
# Description: Makefrag for RV32EM architectural tests
|
|
|
|
rv32em_sc_tests = \
|
|
div-01 \
|
|
divu-01 \
|
|
mul-01 \
|
|
mulh-01 \
|
|
mulhsu-01 \
|
|
mulhu-01 \
|
|
rem-01 \
|
|
remu-01
|
|
|
|
rv32em_tests = $(addsuffix .elf, $(rv32em_sc_tests))
|
|
|
|
target_tests += $(rv32em_tests)
|