mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-02 17:55:19 +00:00
41 lines
1.6 KiB
Plaintext
41 lines
1.6 KiB
Plaintext
wally/wallypipelinedcore.sv: logic PCM
|
|
wally/wallypipelinedcore.sv: logic TrapM
|
|
wally/wallypipelinedcore.sv: logic InstrValidM
|
|
wally/wallypipelinedcore.sv: logic InstrM
|
|
lsu/lsu.sv: logic IEUAdrM
|
|
lsu/lsu.sv: logic MemRWM
|
|
mmu/hptw.sv: logic SATP_REGW
|
|
uncore/uartPC16550D.sv : logic MCR
|
|
uncore/uartPC16550D.sv : logic FCR
|
|
uncore/uartPC16550D.sv : logic MSR
|
|
uncore/uartPC16550D.sv : logic DTRb
|
|
uncore/uartPC16550D.sv : logic INTR
|
|
uncore/uartPC16550D.sv : logic RXRDYb
|
|
uncore/uartPC16550D.sv : logic TXRDYb
|
|
uncore/uartPC16550D.sv : logic RXerrIP
|
|
uncore/uartPC16550D.sv : logic IER
|
|
uncore/uartPC16550D.sv : logic LSR
|
|
uncore/uartPC16550D.sv : logic SCR
|
|
uncore/uartPC16550D.sv : statetype txstate
|
|
uncore/uartPC16550D.sv : logic RBR
|
|
uncore/uartPC16550D.sv : logic rxparityerr
|
|
uncore/uartPC16550D.sv : logic LCR
|
|
uncore/uartPC16550D.sv : logic intrID
|
|
uncore/uartPC16550D.sv : logic rxdataavailintr
|
|
uncore/uartPC16550D.sv : logic fifoenabled
|
|
uncore/uartPC16550D.sv : logic rxfifoentries
|
|
uncore/uartPC16550D.sv : logic txsrfull
|
|
uncore/uartPC16550D.sv : logic txhrfull
|
|
uncore/uartPC16550D.sv : logic txfifofull
|
|
uncore/uartPC16550D.sv : logic txfifotail
|
|
uncore/uartPC16550D.sv : logic txfifohead
|
|
uncore/uartPC16550D.sv : logic rxfifotriggered
|
|
uncore/uartPC16550D.sv : logic rxdataready
|
|
privileged/privdec.sv : logic wfiM
|
|
privileged/privdec.sv : logic wfiW
|
|
privileged/privdec.sv : logic WFITimeoutM
|
|
uncore/plic_apb.sv : logic requests
|
|
uncore/plic_apb.sv : logic intInProgress
|
|
uncore/plic_apb.sv : logic intPending
|
|
uncore/plic_apb.sv : logic intClaim
|