mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	
		
			
				
	
	
		
			25 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			Makefile
		
	
	
	
	
	
			
		
		
	
	
			25 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			Makefile
		
	
	
	
	
	
| make all:
 | |
| # move these parts into compiling archtest separtately
 | |
| #	cp -r addins/riscv-isa-sim/arch_test_target/spike/device/rv32i_m/I addins/riscv-isa-sim/arch_test_target/spike/device/rv32i_m/F
 | |
| #	cp -r addins/riscv-isa-sim/arch_test_target/spike/device/rv64i_m/I addins/riscv-isa-sim/arch_test_target/spike/device/rv64i_m/D
 | |
| #	sed -i 's/--isa=rv32i /--isa=32if/' addins/riscv-isa-sim/arch_test_target/spike/device/rv32i_m/F/Makefile.include
 | |
| #	sed -i 's/--isa=rv64i /--isa=64id/' addins/riscv-isa-sim/arch_test_target/spike/device/rv64i_m/D/Makefile.include
 | |
| #	if [ -d "addins/riscv-isa-sim/build" ]; then echo "Build exists"; else mkdir addins/riscv-isa-sim/build; fi
 | |
| #	cd addins/riscv-isa-sim/build; ../configure --prefix=/cad/riscv/gcc/bin
 | |
| #	make -C addins/riscv-isa-sim/build
 | |
| #	sudo make install -C addins/riscv-isa-sim/build
 | |
| #	cp addins/riscv-isa-sim/arch_test_target/spike/Makefile.include addins/riscv-arch-test/
 | |
| # update with path including $RISCV_TOOLS
 | |
| # separate into make tests and make regression
 | |
|     cp $RISCV/riscv-isa-sim/arch_test_target/spike/Makefile.include addins/riscv-arch-test/
 | |
| 	sed -i '/export TARGETDIR ?=/c\export TARGETDIR ?= $RISCV/riscv-isa-sim/arch_test_target' tests/wally-riscv-arch-test/Makefile.include
 | |
| 	echo export RISCV_PREFIX = riscv64-unknown-elf- >> tests/wally-riscv-arch-test/Makefile.include
 | |
| 	make -C addins/riscv-arch-test
 | |
| 	make -C addins/riscv-arch-test XLEN=32
 | |
| 	cd tests/wally-riscv-arch-test; exe2memfile.pl work/*/*/*.elf
 | |
| 	make -C wally-pipelined/regression
 | |
| 	
 | |
| 
 | |
| 
 | |
| 
 |