mirror of
https://github.com/openhwgroup/cvw
synced 2025-01-24 05:24:49 +00:00
21 lines
898 B
Tcl
21 lines
898 B
Tcl
|
|
#set partNumber $::env(XILINX_PART)
|
|
#set boardNmae $::env(XILINX_BOARD)
|
|
set partNumber xcvu9p-flga2104-2L-e
|
|
set boardName xilinx.com:vcu118:part0:2.4
|
|
|
|
set ipName xlnx_axi_clock_converter
|
|
|
|
create_project $ipName . -force -part $partNumber
|
|
set_property board_part $boardName [current_project]
|
|
|
|
create_ip -name axi_clock_converter -vendor xilinx.com -library ip -module_name $ipName
|
|
|
|
set_property -dict [list CONFIG.ACLK_ASYNC {1} CONFIG.PROTOCOL {AXI4} CONFIG.ADDR_WIDTH {31} CONFIG.DATA_WIDTH {64} CONFIG.ID_WIDTH {4}] [get_ips $ipName]
|
|
|
|
generate_target {instantiation_template} [get_files ./$ipName.srcs/sources_1/ip/$ipName/$ipName.xci]
|
|
generate_target all [get_files ./$ipName.srcs/sources_1/ip/$ipName/$ipName.xci]
|
|
create_ip_run [get_files -of_objects [get_fileset sources_1] ./$ipName.srcs/sources_1/ip/$ipName/$ipName.xci]
|
|
launch_run -jobs 8 ${ipName}_synth_1
|
|
wait_on_run ${ipName}_synth_1
|