Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
Configurable RISC-V Processor
1,674 Commits 5 Branches 2 Tags 53 MiB
SystemVerilog 33.7%
Python 19.2%
Assembly 17.5%
Tcl 16.2%
C 5.8%
Other 7.4%
97c474327c
Go to file
kipmacsaigoren 97c474327c changed priority circuits for synthesis and light cleanup
2021-09-15 12:24:24 -05:00
riscv-coremark Made a backup folder accessible to everyone for 3 portme directories that would not be preserved in the case of a clean coremark installation. 2021-08-12 05:23:04 -04:00
testsBP
wally-pipelined changed priority circuits for synthesis and light cleanup 2021-09-15 12:24:24 -05:00
.gitattributes
.gitignore
.gitmodules Added git things to make it all a little nicer and synthesis work. 2021-09-15 12:15:53 -05:00
LICENSE
README.md

README.md

riscv-wally

Configurable RISC-V Processor