mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
7a4218788c
If the instruction address spilled across two pages and the second page misses the TLB, the HPTW received a tlb miss at the address of the first page rather than the second. After the walk the TLB was updated with the PTE from the first page at the address of the second page. Example bug Instruction PCF = 0x2ffe First page in 0x2ffe and second page in 0x3000. The second page misses the TLB and generates HPTW request at 0x2ffe rather than 0x3000. TLB is updated with PTE from 0x2ffe at 0x3000. |
||
|---|---|---|
| .. | ||
| slack-notifier | ||
| wave-dos | ||
| buildrootBugFinder.py | ||
| fpga-wave.do | ||
| lint-wally | ||
| linux-wave.do | ||
| make-tests.sh | ||
| Makefile | ||
| makefile-memfile | ||
| regression-wally | ||
| sim-buildroot | ||
| sim-buildroot-batch | ||
| sim-testfloat | ||
| sim-testfloat-batch | ||
| sim-wally | ||
| sim-wally-batch | ||
| test | ||
| testfloat.do | ||
| wally-harvard.do | ||
| wally-pipelined-batch.do | ||
| wally-pipelined.do | ||
| wave-all.do | ||
| wave-fpu.do | ||
| wave.do | ||