Alec Vercruysse 7c9f68e984 Remove FlushStage Logic from CacheLRU ... For coverage. LRUWriteEn is gated by FlushStage in cache.sv, so removing the signal completely avoids future confusion. Update cache.sv to reflect cacheLRU edit.		2023-04-12 01:15:35 -07:00
..
cache.sv	Remove FlushStage Logic from CacheLRU	2023-04-12 01:15:35 -07:00
cachefsm.sv	remove ClearValid from cache	2023-04-05 11:48:18 -07:00
cacheLRU.sv	Remove FlushStage Logic from CacheLRU	2023-04-12 01:15:35 -07:00
cacheway.sv	Exclude (FlushStage & SetValidWay) condition for RO caches	2023-04-12 01:15:35 -07:00
subcachelineread.sv	Replaced tabs -> spaces cache.	2023-03-24 15:15:38 -05:00