mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
659b511616
An ITLB miss concurrent with a d cache flush did not interlock. The LSU should suppress the d cache flush until the hptw fills the missing tlb entry.
3 lines
92 B
Plaintext
3 lines
92 B
Plaintext
1. [ ] AMO should always generate store faults never load faults. We are generating both.
|
|
|