Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
623d9feeab
cvw/wally-pipelined/regression
History
Noah Boorstin 623d9feeab more misaligned read fixing 
I'm getting fairly concerned about this, I feel like
this should only work if the memory ignores the lower 3 or 4 bits of the adr
2021-01-28 16:14:35 -05:00
..
regression-wally.py Added test configurations 2021-01-25 11:28:43 -05:00
sim-wally Added test configurations 2021-01-25 11:28:43 -05:00
sim-wally-batch Added test configurations 2021-01-25 11:28:43 -05:00
wally-busybear.do more misaligned read fixing 2021-01-28 16:14:35 -05:00
wally-pipelined-batch.do Added test configurations 2021-01-25 11:28:43 -05:00
wally-pipelined.do Repartitioned with Instruction Fetch Unit, Integer Execution Unit 2021-01-27 22:49:47 -05:00