cvw/sim
2024-01-11 07:37:15 -08:00
..
bp-results Last little hickups out of the branch predictor results parsing. 2023-11-27 00:35:22 -06:00
slack-notifier Renamed regression to sim 2023-02-02 14:48:23 -08:00
wave-dos Renamed regression to sim 2023-02-02 14:48:23 -08:00
bpred-sim.py Changes to support concurrent simulation of all the branch predictor sweeps. 2023-11-26 22:19:34 -06:00
buildrootBugFinder.py Renamed wally-piplined.do to wally.do 2023-02-04 04:38:41 -08:00
coverage tlbNAPOT hangs due to PBMT making instruction memory uncacheable, and spill logic not working there. Fixed TLBLRU to update recently used on TLBHit rather than CAMHit. Moved coverage exclusions to proper line in pmachecker 2023-09-02 12:56:36 -07:00
coverage-exclusions-rv64gc.do Fixed outdated IMMU exclusions 2024-01-06 08:01:58 -08:00
FPbuild.txt Update sim-testfloat to fix errors due to bad config element. I am not sure of the reasoning, but the specific path to the testvector was not getting inserted in Questa. This modification also adds features to test individualized tests (.e.g, binary16 only) -- documentation is added in the FPbuild.txt file 2023-06-20 17:26:54 -05:00
fpga-wave.do Renamed regression to sim 2023-02-02 14:48:23 -08:00
GetLineNum.do track GetLinenum.do (tcl procedure to find line numbers to exclude) 2023-04-12 15:58:38 -07:00
imperas.ic Added Zicond support 2024-01-11 07:37:15 -08:00
lint-wally Added cbop to to rv32gc. 2023-11-14 10:55:22 -06:00
linux-wave.do Modified the imperas linux scripts so they run without reporting hundreds of gigabytes of data. 2023-04-26 17:29:57 -05:00
make-tests.sh Renamed regression to sim 2023-02-02 14:48:23 -08:00
Makefile Added partial code for uncached amo operations. 2023-12-29 15:07:20 -06:00
makefile-memfile Renamed regression to sim 2023-02-02 14:48:23 -08:00
regression-wally Added Zicond support 2024-01-11 07:37:15 -08:00
run-imperas-linux.sh Modified linux imperas tests to 2023-11-20 10:30:35 -06:00
run-imperasdv-tests.bash Revert "Update for new layout of ImperasDV files" 2023-06-13 04:17:56 -07:00
rv64gc_CacheSim.py Incorporated new AMO tests from riscv-arch-test 2023-10-16 10:25:45 -07:00
sim-buildroot Renamed wally-piplined.do to wally.do 2023-02-04 04:38:41 -08:00
sim-buildroot-batch Renamed wally-piplined.do to wally.do 2023-02-04 04:38:41 -08:00
sim-imperas Revert "Update for new layout of ImperasDV files" 2023-06-13 04:17:56 -07:00
sim-testfloat Renamed regression to sim 2023-02-02 14:48:23 -08:00
sim-testfloat-batch For some reason this was modified - I probably made a mistake - put back vsim 2023-06-22 15:26:22 -05:00
sim-wally hardware interlock 2023-10-30 17:00:20 -07:00
sim-wally-batch code review harris 2023-10-31 12:27:41 -07:00
test Renamed regression to sim 2023-02-02 14:48:23 -08:00
testfloat.do Update fix for cvtint testbench-fp 2023-11-23 17:56:51 -06:00
verilate Verilate running (slowly) 2024-01-07 21:30:33 -08:00
wally-batch.do Fixed bug in the wally do script. 2023-11-27 01:26:49 -06:00
wally-imperas-cov.do add changes for latest IDV file layout 2023-06-16 16:43:53 +01:00
wally-imperas-no-idv.do add changes for latest IDV file layout 2023-06-16 16:43:53 +01:00
wally-imperas.do Added missing files. 2023-10-13 15:10:58 -05:00
wally-linux-imperas.do Reduced imperas linux run time to 10 seconds. 2023-12-04 00:00:26 -06:00
wally.do Moved cvw.sv to src root directory to avoid double-compiling and producing a warning. Adjusted to files to reflect this. 2023-06-14 09:44:52 -07:00
wally.xrun Got xcelium running wally, but it fails to actually preload the memories. 2023-07-12 13:56:57 -05:00
wave-all.do Renamed regression to sim 2023-02-02 14:48:23 -08:00
wave-fpu.do Add reset to wave window 2023-06-29 08:47:16 -05:00
wave.do Fixed bug 546. non-leaf non-zero PBMT bit raise page fault. 2024-01-05 17:10:14 -06:00