mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
Added back in the ILA. Design does not work yet. Stil having issues with order of automatic clock and I/O constraint ordering. Added back in the preload for the boottim. |
||
---|---|---|
.. | ||
bin | ||
config | ||
fpu-testfloat/FMA/tbgen | ||
linux-testgen/linux-testvectors | ||
misc | ||
ppa | ||
regression | ||
src | ||
srt | ||
testbench | ||
proposed-sdc.txt |