Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
Configurable RISC-V Processor
2,450 Commits 5 Branches 2 Tags 53 MiB
SystemVerilog 33.7%
Python 19.2%
Assembly 17.5%
Tcl 16.2%
C 5.8%
Other 7.4%
4cae11ad28
Go to file
David Harris 4cae11ad28 Merged coremark changes
2022-01-10 05:09:28 +00:00
addins Code cleanup 2022-01-07 04:07:04 +00:00
benchmarks/riscv-coremark Merged coremark changes 2022-01-10 05:09:28 +00:00
bin Code cleanup 2022-01-07 04:07:04 +00:00
examples Added riscvsingle. Removed unnecessary coremark config. Added compiler flags for Coremark. 2022-01-10 05:04:13 +00:00
fpga Updated debug constraints again to match changes in verilog. 2022-01-08 13:28:51 -06:00
pipelined Merged coremark changes 2022-01-10 05:09:28 +00:00
tests comment cleanup 2022-01-09 18:16:42 +00:00
.gitattributes
.gitignore
.gitmodules
LICENSE
Makefile
README.md
setup.sh Code cleanup 2022-01-07 04:07:04 +00:00
wallyVirtIO.patch

README.md

riscv-wally

Configurable RISC-V Processor

Wally is a 5-stage pipelined processor configurable to support all the standard RISC-V options, incluidng RV32/64, A, C, F, D, and M extensions, FENCE.I, and the various privileged modes and CSRs. It is written in SystemVerilog. It passes the RISC-V Arch Tests and Imperas tests. As of October 2021, it boots the first 10 million instructions of Buildroot Linux.

See Chapter 2 of draft book of how to install and compile tests.