mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
47 lines
1.7 KiB
Tcsh
47 lines
1.7 KiB
Tcsh
#!/bin/csh
|
|
|
|
# site-setup.csh
|
|
|
|
# License servers and commercial CAD tool paths
|
|
# Must edit these based on your local environment. Ask your sysadmin.
|
|
setenv MGLS_LICENSE_FILE 27002@zircon.eng.hmc.edu # Change this to your Siemens license server
|
|
setenv SNPSLMD_LICENSE_FILE 27020@zircon.eng.hmc.edu # Change this to your Synopsys license server
|
|
setenv QUESTAPATH /cad/mentor/questa_sim-2022.4_2/questasim/bin # Change this for your path to Questa
|
|
setenv SNPSPATH /cad/synopsys/SYN/bin # Change this for your path to Design Compiler
|
|
|
|
# Tools
|
|
# Questa and Synopsys
|
|
extend PATH $QUESTAPATH
|
|
extend PATH $SNPSPATH
|
|
|
|
# GCC
|
|
prepend LD_LIBRARY_PATH $RISCV/riscv-gnu-toolchain/lib
|
|
prepend LD_LIBRARY_PATH $RISCV/riscv-gnu-toolchain/riscv64-unknown-elf/lib
|
|
extend PATH $RISCV/riscv-gnu-toolchain/bin # GCC tools
|
|
extend PATH $RISCV/riscv-gnu-toolchain/riscv64-unknown-elf/bin # GCC tools
|
|
|
|
# Spike
|
|
extend LD_LIBRARY_PATH $RISCV/lib
|
|
extend PATH $RISCV/bin
|
|
|
|
# Verilator
|
|
extend PATH /usr/local/bin/verilator # Change this for your path to Verilator
|
|
# Verilator needs a larger stack to simulate CORE-V Wally
|
|
limit stacksize unlimited
|
|
|
|
# Imperas; put this in if you are using it
|
|
#set path = ($RISCV/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64 $path)
|
|
#setenv LD_LIBRARY_PATH $RISCV/imperas_riscv_tests/riscv-ovpsim-plus/bin/Linux64:$LD_LIBRARY_PATH # remove if no imperas
|
|
|
|
setenv IDV $RISCV/ImperasDV-OpenHW
|
|
if ($?IDV) then
|
|
# echo "Imperas exists"
|
|
setenv IMPERAS_HOME $IDV/Imperas
|
|
setenv IMPERAS_PERSONALITY CPUMAN_DV_ASYNC
|
|
setenv ROOTDIR ~/
|
|
source ${IMPERAS_HOME}/bin/setup.sh
|
|
setupImperas ${IMPERAS_HOME}
|
|
extend PATH $IDV/scripts/cvw
|
|
endfi
|
|
|