Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
Configurable RISC-V Processor
122 Commits 5 Branches 2 Tags 53 MiB
SystemVerilog 33.7%
Python 19.2%
Assembly 17.5%
Tcl 16.2%
C 5.8%
Other 7.4%
33110ed636
Go to file
David Harris 33110ed636 Data memory bus integration
2021-02-07 23:21:55 -05:00
riscv-o3@afb27bd558 Hint to optimize ifu 2021-01-28 21:40:48 -05:00
sky130 Added synth and PnR flow 2021-01-25 14:28:14 -06:00
wally-pipelined Data memory bus integration 2021-02-07 23:21:55 -05:00
.gitignore Add the regression logs and new regression byproducts to the gitignore 2021-02-02 10:43:41 -05:00
.gitmodules Added synth and PnR flow 2021-01-25 14:28:14 -06:00
LICENSE
README.md

README.md

riscv-wally

Configurable RISC-V Processor