mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
2f2a4f4500
Loading buildroot at 483M instructions started with a spill + ITLBMiss. The spillsupport logic allowed transition to the second access only after the bus/cache completed the first operation. However the BusStall was suppressed if ITLBMissF occurs resulting in the spillfsm advancing to the second operation. Now the spill logic also takes in ITLBMissF and prevents the early transition to the second access. |
||
|---|---|---|
| .. | ||
| config | ||
| fpu-testfloat/FMA/tbgen | ||
| misc | ||
| regression | ||
| src | ||
| srt | ||
| testbench | ||