mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
3 lines
128 B
Plaintext
3 lines
128 B
Plaintext
1. [X] Cache is suppressing d cache flush if there is a dtlb miss.
|
|
1. Fixed by disabling mmu's address translation on flush.
|