mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
12 lines
183 B
Systemverilog
12 lines
183 B
Systemverilog
module BUFGCE (input logic I, input logic CE, output logic O);
|
|
|
|
logic CE_Q;
|
|
always_latch begin
|
|
if(~I) begin
|
|
CE_Q <= CE;
|
|
end
|
|
end
|
|
assign O = CE_Q & I;
|
|
|
|
endmodule
|