mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-02 17:55:19 +00:00
5 lines
91 B
Makefile
5 lines
91 B
Makefile
all:
|
|
./covergen.py
|
|
cd ../riscof; make wally-riscv-arch-test
|
|
cd ../../sim; make memfiles
|