Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-23 21:14:37 +00:00
Code Issues Packages Projects Releases Wiki Activity
Configurable RISC-V Processor
605 Commits 4 Branches 2 Tags 52 MiB
SystemVerilog 33.8%
Python 19.2%
Assembly 17.5%
Tcl 16.2%
C 5.8%
Other 7.4%
0e71c212b2
Go to file
Noah Boorstin 0e71c212b2 buildroot parser: more updates 
5 -> 23 instructions!
2021-04-17 17:44:46 -04:00
sky130
wally-pipelined buildroot: sim is now running! 2021-04-17 14:44:32 -04:00
.gitignore buildroot parser: more updates 2021-04-17 17:44:46 -04:00
.gitmodules
LICENSE
README.md

README.md

riscv-wally

Configurable RISC-V Processor