mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	
		
			
				
	
	
		
			61 lines
		
	
	
		
			2.6 KiB
		
	
	
	
		
			Systemverilog
		
	
	
	
	
	
			
		
		
	
	
			61 lines
		
	
	
		
			2.6 KiB
		
	
	
	
		
			Systemverilog
		
	
	
	
	
	
//////////////////////////////////////////
 | 
						|
// wally-shared.vh
 | 
						|
//
 | 
						|
// Written: david_harris@hmc.edu 7 June 2021
 | 
						|
//
 | 
						|
// Purpose: Shared and default configuration values common to all designs
 | 
						|
//
 | 
						|
// A component of the Wally configurable RISC-V project.
 | 
						|
//
 | 
						|
// Copyright (C) 2021 Harvey Mudd College & Oklahoma State University
 | 
						|
//
 | 
						|
// Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation
 | 
						|
// files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy,
 | 
						|
// modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software
 | 
						|
// is furnished to do so, subject to the following conditions:
 | 
						|
//
 | 
						|
// The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
 | 
						|
//
 | 
						|
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 | 
						|
// OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 | 
						|
// BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
 | 
						|
// OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 | 
						|
///////////////////////////////////////////
 | 
						|
 | 
						|
// include shared constants
 | 
						|
`include "wally-constants.vh"
 | 
						|
 | 
						|
// macros to define supported modes
 | 
						|
// NOTE: No hardware support fo Q yet
 | 
						|
 | 
						|
`define A_SUPPORTED ((`MISA >> 0) % 2 == 1)
 | 
						|
`define C_SUPPORTED ((`MISA >> 2) % 2 == 1)
 | 
						|
`define D_SUPPORTED ((`MISA >> 3) % 2 == 1)
 | 
						|
`define F_SUPPORTED ((`MISA >> 5) % 2 == 1)
 | 
						|
`define M_SUPPORTED ((`MISA >> 12) % 2 == 1)
 | 
						|
`define Q_SUPPORTED ((`MISA >> 16) % 2 == 1)
 | 
						|
`define S_SUPPORTED ((`MISA >> 18) % 2 == 1)
 | 
						|
`define U_SUPPORTED ((`MISA >> 20) % 2 == 1)
 | 
						|
 | 
						|
// N-mode user-level interrupts are depricated per Andrew Waterman 1/13/21
 | 
						|
//`define N_SUPPORTED ((MISA >> 13) % 2 == 1)
 | 
						|
`define N_SUPPORTED 0
 | 
						|
 | 
						|
 | 
						|
// logarithm of XLEN, used for number of index bits to select
 | 
						|
`define LOG_XLEN (`XLEN == 32 ? 5 : 6)
 | 
						|
 | 
						|
// Number of 64 bit PMP Configuration Register entries (or pairs of 32 bit entries)
 | 
						|
`define PMPCFG_ENTRIES (`PMP_ENTRIES/8)
 | 
						|
 | 
						|
// Floating point length FLEN and number of exponent (NE) and fraction (NF) bits
 | 
						|
`define FLEN 64//(`Q_SUPPORTED ? 128 : `D_SUPPORTED ? 64 : 32)
 | 
						|
`define NE   11//(`Q_SUPPORTED ? 15 : `D_SUPPORTED ? 11 : 8)
 | 
						|
`define NF   52//(`Q_SUPPORTED ? 112 : `D_SUPPORTED ? 52 : 23)
 | 
						|
 | 
						|
// Disable spurious Verilator warnings
 | 
						|
 | 
						|
/* verilator lint_off STMTDLY */
 | 
						|
/* verilator lint_off ASSIGNDLY */
 | 
						|
/* verilator lint_off PINCONNECTEMPTY */
 |