mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
a4907b5d29
An ITLB miss concurrent with a d cache flush did not interlock. The LSU should suppress the d cache flush until the hptw fills the missing tlb entry. |
||
|---|---|---|
| .. | ||
| amoalu.sv | ||
| atomic.sv | ||
| dtim.sv | ||
| endianswap.sv | ||
| lrsc.sv | ||
| lsu.sv | ||
| subwordread.sv | ||
| subwordwrite.sv | ||
| swbytemask.sv | ||