Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-03 18:25:27 +00:00
Code Issues Packages Projects Releases Wiki Activity
Configurable RISC-V Processor
1,560 Commits 4 Branches 2 Tags 53 MiB
SystemVerilog 33.7%
Python 19.2%
Assembly 17.5%
Tcl 16.2%
C 5.8%
Other 7.4%
0653630d29
Go to file
Kip Macsai-Goren 0653630d29 added sfence to legal instructions, zeroed out rom file to populate for tests
2021-07-23 15:55:08 -04:00
riscv-coremark Updated location to find compiler for coremark 2021-07-16 19:13:18 -04:00
testsBP
wally-pipelined added sfence to legal instructions, zeroed out rom file to populate for tests 2021-07-23 15:55:08 -04:00
.gitattributes
.gitignore separated buildroot debugging from buildroot logging 2021-07-17 14:52:34 -04:00
.gitmodules Flow updated for 90nm 2021-07-01 13:32:42 -05:00
LICENSE
README.md

README.md

riscv-wally

Configurable RISC-V Processor