Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
Configurable RISC-V Processor
2,441 Commits 5 Branches 2 Tags 53 MiB
SystemVerilog 33.7%
Python 19.2%
Assembly 17.5%
Tcl 16.2%
C 5.8%
Other 7.4%
0212260eef
Go to file
David Harris 0212260eef Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
2022-01-09 14:39:33 +00:00
addins Code cleanup 2022-01-07 04:07:04 +00:00
benchmarks/riscv-coremark Fixed RISCV path in coremark Makefile 2022-01-09 14:39:22 +00:00
bin Code cleanup 2022-01-07 04:07:04 +00:00
examples Code cleanup 2022-01-07 04:07:04 +00:00
fpga Updated debug constraints again to match changes in verilog. 2022-01-08 13:28:51 -06:00
pipelined Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2022-01-09 14:39:33 +00:00
tests
.gitattributes
.gitignore
.gitmodules
LICENSE
Makefile
README.md Update README.md 2022-01-05 11:29:54 -08:00
setup.sh Code cleanup 2022-01-07 04:07:04 +00:00
wallyVirtIO.patch

README.md

riscv-wally

Configurable RISC-V Processor

Wally is a 5-stage pipelined processor configurable to support all the standard RISC-V options, incluidng RV32/64, A, C, F, D, and M extensions, FENCE.I, and the various privileged modes and CSRs. It is written in SystemVerilog. It passes the RISC-V Arch Tests and Imperas tests. As of October 2021, it boots the first 10 million instructions of Buildroot Linux.

See Chapter 2 of draft book of how to install and compile tests.