Commit Graph

13 Commits

Author SHA1 Message Date
Rose Thompson
e6902eb4d2 Ok. How does it still work? testbench-imperas.sv the same as testbench.sv now. 2024-05-17 16:08:14 -05:00
Rose Thompson
d9807bb909 This is crazy. I'm merging testbench.sv into testbench-imperas.sv to find the point when it stops working. But each logical point where it would stop working it keeps working. For example moving readmemh from initial to always block. 2024-05-17 14:45:37 -05:00
Rose Thompson
a885240fbd temporary commit to help debug merging testbench.sv with testbench-imperas.sv 2024-05-17 12:36:00 -05:00
David Harris
160c11d786 Integrating riscv-dv coverage 2024-04-24 10:17:49 -07:00
Quswar Abid
1b18568d87 the fix Rose provided in meeting 2024-04-17 09:39:21 -07:00
David Harris
b386331cc8 Changed '0 to 0 where possible per Chapter 4 style guidelines 2024-03-06 05:48:17 -08:00
David Harris
b3ff1035c4 Propagated MIP-based tracer interrupts to testbench-linux-imperas 2023-12-21 11:47:49 -08:00
David Harris
45b5658d06 Updated Imperas testbench to use MIP bits to communicate pending interrupts 2023-12-21 11:05:26 -08:00
David Harris
b268a3b9d3 Added SPI support to Imperas testbenches 2023-12-07 09:44:31 -08:00
David Harris
cfaeeae25a Added cmoz support to imperas.ic and adjusted imperas testbench to no longer need FPGA parameter 2023-11-15 08:15:01 -08:00
David Harris
b0dbf3a984 Testbench fixes to add SPI and make string pp static in testbench.fp to solve compiler issue 2023-11-04 20:36:05 -07:00
David Harris
dd072c80f2 Updated testbenches to capture InstrM because it may be optimized out of IFU 2023-11-03 05:24:15 -07:00
Rose Thompson
8f2ca2ae15 Added missing files. 2023-10-13 15:10:58 -05:00