Rose Thompson
|
cdd21d6635
|
Added menvcfg to debugger for checking what linux has configured.
|
2023-11-19 13:44:22 -06:00 |
|
Ross Thompson
|
1e0f1aeeac
|
Updated artyA7 debugger to match book.
|
2023-08-21 14:35:42 -05:00 |
|
Ross Thompson
|
2752e5de4c
|
Fixed a bunch of timing constraints for the arty a7 board.
|
2023-07-19 17:08:16 -05:00 |
|
Ross Thompson
|
cc5d8fbf06
|
Updates for fpga.
|
2023-06-27 11:04:20 -05:00 |
|
Ross Thompson
|
b13fe870cf
|
Yeah We boot linux on the arty a7!
|
2023-04-19 11:17:33 -05:00 |
|
Ross Thompson
|
1fec535b32
|
Fixed the reset for Arty A7 and now partially boots. Copies flash card to dram.
but the data is wrong.
|
2023-04-19 10:35:18 -05:00 |
|
Ross Thompson
|
367bd0f8dc
|
More debug stuff.
|
2023-04-18 16:00:10 -05:00 |
|
Ross Thompson
|
668e69fdc9
|
Added more signals to debugger in hopes I can figure out why the mig is not responding.
|
2023-04-18 15:51:52 -05:00 |
|
Ross Thompson
|
777bec2e24
|
Fixed timing constraint issue.
|
2023-04-17 19:53:43 -05:00 |
|
Ross Thompson
|
b2b30936be
|
Found the DDR3 memory is not ready when issuing the first store.
|
2023-04-17 19:33:13 -05:00 |
|
Ross Thompson
|
fbbba0e5c2
|
Finally we are building the fpga and can view the ila. we are getting out of reset, but we are stuck at PCM = 10b8.
|
2023-04-17 18:39:25 -05:00 |
|
Ross Thompson
|
2cbaa5c27b
|
Dang. Looks like the reset button on the arty a7 is actually resetn. I wish they'd named it that way.
|
2023-04-17 16:37:18 -05:00 |
|
Ross Thompson
|
480562e53e
|
Yay! We now have a functional ila and the uart connection on the pc side works. However the CPU is stuck in reset. Not really sure what's going on there.
|
2023-04-17 16:00:02 -05:00 |
|
Ross Thompson
|
b0f0fb1da7
|
Adding in the ILA to the arty a7.
|
2023-04-17 14:54:10 -05:00 |
|
Ross Thompson
|
6c07a2e595
|
Fixed sum bugs with arty a7 ila script.
|
2023-04-11 10:00:06 -05:00 |
|