Ross Thompson
|
51dfa16f59
|
Updated the fpga test bench.
|
2022-04-01 17:14:47 -05:00 |
|
Ross Thompson
|
67ff8f27f4
|
Can now support the following memory and bus configurations.
1. dtim/irom only
2. bus only
3. dtim/irom + bus
4. caches + bus
|
2022-03-11 15:18:56 -06:00 |
|
bbracker
|
202bd2f8f8
|
change UART PLIC IRQ mapping from 4 to 10 to match virt model; move WALLY-PERIPH tests to wally arch tests
|
2022-02-22 03:46:08 +00:00 |
|
Ross Thompson
|
0bd533473c
|
New config option to enable hptw writes to PTE in memory to update Access and Dirty bits.
|
2022-02-17 17:19:41 -06:00 |
|
Ross Thompson
|
d21be9d998
|
Added config to allow using the save/restore or replay implementation to handle sram clocked read delay.
|
2022-02-04 23:49:07 -06:00 |
|
David Harris
|
38bbe23d14
|
More config file cleanup; 32ic tests broken
|
2022-02-03 01:08:34 +00:00 |
|
David Harris
|
da8819d64b
|
changed DMEM and IMEM configurations to support BUS/TIM/CACHE
|
2022-02-03 00:41:09 +00:00 |
|
David Harris
|
68a6b4af3d
|
Removed Busybear and Buildroot Configuration
|
2022-02-02 20:32:22 +00:00 |
|
David Harris
|
748375c82f
|
Updated configs to fix GPIO address to match FU540
|
2022-01-26 18:16:34 +00:00 |
|
Ross Thompson
|
a973681a90
|
Added support for logic memory in the IFU and LSU. This disables the bus interface. Peripherals do not work. Also requires using testbench-harvard.sv. I hope to merge this testbench with the main testbench.sv soon.
|
2022-01-13 22:21:43 -06:00 |
|
Ross Thompson
|
06168e67e4
|
Switched block for line in caches.
|
2022-01-04 22:08:18 -06:00 |
|
David Harris
|
b36ace221e
|
Renamed wally-pipelined to pipelined
|
2022-01-04 19:47:41 +00:00 |
|