Ross Thompson
|
0cb5369351
|
Renamed BTB misprediction to BTA.
|
2023-03-03 00:18:34 -06:00 |
|
Ross Thompson
|
5b5677ccb8
|
Added divide cycle counter.
|
2023-03-02 23:59:52 -06:00 |
|
Ross Thompson
|
aabb454d1c
|
Added the i and d cache cycle counters.
|
2023-03-02 23:54:56 -06:00 |
|
Ross Thompson
|
cfca77172e
|
Added fence counter.
|
2023-03-02 23:29:20 -06:00 |
|
Ross Thompson
|
f32f8c109a
|
Added csr write counter, sfence vma counter, interrupt counter, and exception counter.
|
2023-03-02 23:21:29 -06:00 |
|
Ross Thompson
|
a313b10912
|
Added store stall to performance counters.
|
2023-03-02 23:10:54 -06:00 |
|
Ross Thompson
|
2dd693a3b3
|
Reordered performance counters and added space for new ones.
|
2023-03-02 23:04:31 -06:00 |
|
Ross Thompson
|
b98e007a53
|
Cleaned up branch predictor performance counters.
|
2023-03-01 17:05:42 -06:00 |
|
Ross Thompson
|
90b2f0a652
|
Set bp to use instruction class prediction by default.
|
2023-03-01 11:52:42 -06:00 |
|
Ross Thompson
|
dea6b643a6
|
Branch predictor cleanup.
I think Ch 10 is now done except for BTB performance analysis and the section on running benchmarks and collecting data.
|
2023-03-01 11:24:24 -06:00 |
|
Ross Thompson
|
03a6679ba0
|
More btb cleanup.
|
2023-03-01 10:47:00 -06:00 |
|
Ross Thompson
|
554e7d0973
|
Minor fix to btb.
|
2023-03-01 10:45:40 -06:00 |
|
Ross Thompson
|
a6917d07f3
|
Name cleanup.
|
2023-02-28 17:48:58 -06:00 |
|
Ross Thompson
|
4c0e7f297a
|
Found the performance bug with the branch predictor btb power saving update.
|
2023-02-28 15:57:34 -06:00 |
|
Ross Thompson
|
2ebe600f54
|
Name changes to reflect diagrams.
|
2023-02-28 15:37:25 -06:00 |
|
Ross Thompson
|
be4823f7dd
|
Undid the btb update as it reduces performance.
|
2023-02-28 15:21:56 -06:00 |
|
Ross Thompson
|
9dd3379744
|
This icpred and btb changes are causing a performance issue.
|
2023-02-27 20:00:50 -06:00 |
|
Ross Thompson
|
544abe2819
|
Modified the BTB to save power by not updating when the prediction is unchanged.
|
2023-02-27 17:37:29 -06:00 |
|
Ross Thompson
|
bc5aecf948
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2023-02-27 09:48:03 -06:00 |
|
David Harris
|
cf8b5f0783
|
Added support for ZMMUL
|
2023-02-27 07:29:53 -08:00 |
|
Ross Thompson
|
318189e5e6
|
Signal name changes.
|
2023-02-27 00:39:19 -06:00 |
|
David Harris
|
f40352e82b
|
hptw typo fix
|
2023-02-26 19:38:34 -08:00 |
|
Ross Thompson
|
c89812b2d4
|
Branch predictor cleanup.
|
2023-02-26 21:28:36 -06:00 |
|
David Harris
|
e9ad6ae057
|
Simplified Access fault logic in HPTW
|
2023-02-26 18:50:37 -08:00 |
|
David Harris
|
2d7145901b
|
StoreAmo faults are generated instead of load faults on AMO operations
|
2023-02-26 18:35:10 -08:00 |
|
Ross Thompson
|
e8c5e5b5ff
|
Create module for instruction class prediction and decoding.
|
2023-02-26 20:20:30 -06:00 |
|
Ross Thompson
|
3964ce3309
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into main
|
2023-02-26 19:58:24 -06:00 |
|
David Harris
|
21b28fd1bb
|
Renamed DAPageFault to UpdateDA
|
2023-02-26 17:51:45 -08:00 |
|
David Harris
|
4274071333
|
renamed UpperBitsUnequalPageFault to UpperBitsUnequal
|
2023-02-26 17:32:34 -08:00 |
|
David Harris
|
06bd4783af
|
moved tlb to subdirectory
|
2023-02-26 17:31:03 -08:00 |
|
David Harris
|
c774b44116
|
Moved TLB into subdirectory of MMU
|
2023-02-26 17:28:05 -08:00 |
|
Ross Thompson
|
72be4318b8
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into main
|
2023-02-26 12:06:06 -06:00 |
|
David Harris
|
dc447ed5ed
|
Removed unneeded TLBFlush from TLBMiss
|
2023-02-26 10:04:16 -08:00 |
|
David Harris
|
54b8e7c629
|
Access faults are geted by ~TLBMiss rather than ~(Translate & ~TLBHit)
|
2023-02-26 09:58:34 -08:00 |
|
David Harris
|
35653a18b7
|
Renamed HPTW_WRITES_SUPPORTED to SVADU_SUPPORTED
|
2023-02-26 09:38:32 -08:00 |
|
David Harris
|
f31764c3e1
|
Renamed DAPageFault to HPTWDAPageFault in hptw to avoid name conflict with DAPageFault from tlbcontrol
|
2023-02-26 07:12:43 -08:00 |
|
David Harris
|
fe161f6bde
|
Fixed missing assign when SSTC is not supported
|
2023-02-26 07:12:13 -08:00 |
|
David Harris
|
8895114152
|
Fixed SSTC being unusable in M-MODE without Status.TM. Disable STIMECMP registers when SSTC_SUPPORTED = 0
|
2023-02-26 06:30:43 -08:00 |
|
Ross Thompson
|
7f8034013d
|
PHT was enabled using the wrong ~flush and ~stall.
|
2023-02-24 22:57:32 -06:00 |
|
Ross Thompson
|
eb9dc7e67d
|
gshare cleanup.
|
2023-02-24 22:55:51 -06:00 |
|
Ross Thompson
|
9df05f0b3d
|
More signal renames.
|
2023-02-24 19:56:55 -06:00 |
|
Ross Thompson
|
8bd4a4c35b
|
Renamed signals to match new figures.
|
2023-02-24 19:51:47 -06:00 |
|
Ross Thompson
|
f95f326b3d
|
Renamed signals to match figure 10.18.
|
2023-02-24 19:22:14 -06:00 |
|
Ross Thompson
|
40a164a8da
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2023-02-24 18:50:35 -06:00 |
|
Ross Thompson
|
4031b89f18
|
Possible fix to btb performance issue.
|
2023-02-24 18:36:41 -06:00 |
|
Ross Thompson
|
ea8cb7dd78
|
Cleanup.
|
2023-02-24 18:20:42 -06:00 |
|
Ross Thompson
|
a14dcaa241
|
Completed critical path gshare fix.
|
2023-02-24 18:02:00 -06:00 |
|
Ross Thompson
|
31d6531af2
|
Prep to fix gshare critical path.
|
2023-02-24 17:54:48 -06:00 |
|
Ross Thompson
|
5db56460b9
|
Modified btb forwarding logic to reduce critical path.
|
2023-02-24 17:47:43 -06:00 |
|
David Harris
|
adfc01fc5a
|
Fixed special cases of address decoder and documented better
|
2023-02-24 07:52:46 -08:00 |
|