David Harris
|
b89fe9989e
|
Renamed DCACHE to DCACHE_SUPPORTED and ICACHE to ICACHE_SUPPORTED
|
2023-01-28 18:52:00 -08:00 |
|
David Harris
|
fa3643a064
|
Renamed BUS to BUS_SUPPORTED
|
2023-01-28 18:35:53 -08:00 |
|
David Harris
|
8a96dcf0ae
|
Config cleanup and renamed BPRED_ENABLED to BPRED_SUPPORTED
|
2023-01-28 18:17:42 -08:00 |
|
David Harris
|
1041775be4
|
Removed DEISGN_COMPILER configuration paramter
|
2023-01-28 10:51:39 -08:00 |
|
David Harris
|
848ccd8b90
|
Fixed license header for config files to SolderPad
|
2023-01-27 15:17:17 -08:00 |
|
David Harris
|
31bffc305b
|
Removed unused UARCH configuration entries
|
2023-01-06 05:11:14 -08:00 |
|
Cedar Turek
|
d41b07aa85
|
fpu idiv working on all configs with 1 copy of radix 2!
|
2022-12-26 23:18:28 -08:00 |
|
David Harris
|
3bef12b108
|
Renamed DIV_BITSPERCYCLE to IDIV_BITSPERCYCLE
|
2022-12-15 08:23:34 -08:00 |
|
David Harris
|
e80e84aace
|
Added IDIV_ON_FPU flag to control whether integer division uses FPU
|
2022-12-15 06:37:55 -08:00 |
|
Ross Thompson
|
fa22484cfe
|
Reverted the IROM/DTIM address range modelsim assignment.
|
2022-11-30 17:13:33 -06:00 |
|
David Harris
|
2b241f8bbd
|
Set bit width of DMEM/IROM_SUPPORTED and fixed address decoding
|
2022-08-26 21:18:18 -07:00 |
|
David Harris
|
812158aeee
|
Replaced DTIM and IROM with DTIM_SUPPORTED, IROM_SUPPORTED, and base and range for each
|
2022-08-26 20:26:12 -07:00 |
|
David Harris
|
95dd50a567
|
Renamed DMEM to DTIM and added checks about compatibility of DTIM/IROM and virtmem
|
2022-08-26 20:12:03 -07:00 |
|
Ross Thompson
|
e605ef57dc
|
BROKEN. Don't use this commit.
Issue running cacheless with bus.
|
2022-08-25 11:02:46 -05:00 |
|
Ross Thompson
|
769af32f2a
|
Renamed RAM to UNCORE_RAM.
|
2022-08-24 18:09:07 -05:00 |
|
Ross Thompson
|
51adf6cba9
|
Modified the lsu/ifu memory configurations.
|
2022-08-24 12:35:15 -05:00 |
|
Ross Thompson
|
69d520a7eb
|
Removed replay from the config files.
|
2022-07-24 00:34:11 -05:00 |
|
slmnemo
|
528869ef14
|
Removed references to initialization files
|
2022-06-23 16:50:27 -07:00 |
|
DTowersM
|
4e5d7ec3d6
|
changed DCACHE_LINELENINBITS and ICACHE_LINELENINBITS to 512, had to modigy the wfi test to increase timee before interupt to mantain compatability
|
2022-06-10 00:37:53 +00:00 |
|
David Harris
|
8066ba45e8
|
Preliminary support for big endian modes. Regression passes but no big endian tests written yet.
|
2022-05-08 06:46:35 +00:00 |
|
Kip Macsai-Goren
|
3d1e1202f3
|
set WFI timeout to after 16 bits of counting for all configs
|
2022-04-28 18:14:08 +00:00 |
|
Shreya Sanghai
|
c3164f0ce1
|
added bpred size to wally config
|
2022-04-18 04:21:03 +00:00 |
|
David Harris
|
2436534687
|
First implementation of WFI timeout wait
|
2022-04-17 17:20:35 +00:00 |
|
Katherine Parry
|
20885f4dea
|
generating all testfloat vectors
|
2022-04-04 17:17:12 +00:00 |
|
Ross Thompson
|
e802deb4d6
|
Can now support the following memory and bus configurations.
1. dtim/irom only
2. bus only
3. dtim/irom + bus
4. caches + bus
|
2022-03-11 15:18:56 -06:00 |
|
bbracker
|
6caa97bb26
|
change UART PLIC IRQ mapping from 4 to 10 to match virt model; move WALLY-PERIPH tests to wally arch tests
|
2022-02-22 03:46:08 +00:00 |
|
Ross Thompson
|
6cd9d84e7f
|
New config option to enable hptw writes to PTE in memory to update Access and Dirty bits.
|
2022-02-17 17:19:41 -06:00 |
|
Ross Thompson
|
13561c67bd
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-02-08 14:22:19 -06:00 |
|
David Harris
|
c07584bb70
|
rv32e config update
|
2022-02-08 17:59:50 +00:00 |
|
Ross Thompson
|
c2377eaaf4
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-02-08 11:36:30 -06:00 |
|
Ross Thompson
|
3cd067ac6a
|
Finished merge.
|
2022-02-08 11:36:24 -06:00 |
|
David Harris
|
9ad3f26365
|
Restored E tests to makefrag
|
2022-02-08 16:41:11 +00:00 |
|
David Harris
|
096242a6d8
|
Merged TIM and regular testbenches. RV32e now working and back in regression.
|
2022-02-08 12:18:13 +00:00 |
|
David Harris
|
0dd8c719ad
|
Modified regression to use proper rv32e test name, but rv32e_wally32e still isn't passing due to loop exceeding iteration limit
|
2022-02-05 05:35:51 +00:00 |
|
David Harris
|
23868a33bc
|
Temporarily changed rv32e config to use TIM, but it still fails. Added rv32e tests.
|
2022-02-05 04:16:18 +00:00 |
|
David Harris
|
14c1d86953
|
rv32e
|
2022-02-04 01:56:30 +00:00 |
|
David Harris
|
761dae72fe
|
Config file & wally-riscv-arch-test cleanup
|
2022-02-02 16:35:52 +00:00 |
|
David Harris
|
c6adb7b6b1
|
Updated configs to fix GPIO address to match FU540
|
2022-01-26 18:16:34 +00:00 |
|
David Harris
|
5842d780a7
|
Defined rv32e and rv32emc configs
|
2022-01-17 14:01:01 +00:00 |
|