David Harris
|
6bac566bb7
|
Added support for TVM flag in CSRS and to disabl TLB when MEM_VIRTMEM = 0
|
2021-07-05 20:35:31 -04:00 |
|
David Harris
|
80666f0a71
|
Added ASID & Global PTE handling to TLB CAM
|
2021-07-04 17:52:00 -04:00 |
|
David Harris
|
9645b023c9
|
Moved BOOTTIM to 0x1000-0x1FFF. Added logic to detect an access to undefined memory and assert HREADY so bus doesn't hang.
|
2021-07-04 01:19:38 -04:00 |
|
Ross Thompson
|
dbd33465e1
|
Merge branch 'main' into bigbadbranch
|
2021-07-02 11:52:26 -05:00 |
|
Ross Thompson
|
d6c19e73f4
|
Regression test runs further. The LSU state machine which fakes the Dcache had a few bugs. MemAccessM needed to be squashed on bus faults.
|
2021-06-25 11:05:17 -05:00 |
|
Ross Thompson
|
aeeaf6d919
|
Progress.
|
2021-06-24 13:05:22 -05:00 |
|
bbracker
|
23f479d225
|
remove OVP_CSR_CONFIG because it is an alias of BUSYBEAR
|
2021-06-20 22:38:25 -04:00 |
|
David Harris
|
35c74348a4
|
allow all size memory access in CLINT; added underscore to peripheral address symbols
|
2021-06-18 08:05:50 -04:00 |
|
David Harris
|
679e507cc6
|
Added SUPPORTED to each peripheral in each config file
|
2021-06-17 21:36:32 -04:00 |
|
bbracker
|
d4aeb1c387
|
merge
|
2021-06-10 10:03:01 -04:00 |
|
bbracker
|
0321d74562
|
attempt to fix regression by adding PMP_ENTRIES to configs
|
2021-06-10 09:59:26 -04:00 |
|
David Harris
|
0ffbd03139
|
More verilator fixes, but bpred is broken
|
2021-06-09 21:03:03 -04:00 |
|
Kip Macsai-Goren
|
a95a7a7b82
|
working version with new mmu comments, old boottim values
|
2021-06-08 15:20:25 -04:00 |
|
David Harris
|
b613f46c2d
|
Resized BOOT TIM to 1 KB
|
2021-06-08 14:04:32 -04:00 |
|
David Harris
|
2ae5ca19b5
|
Continued merge
|
2021-06-07 12:49:47 -04:00 |
|
David Harris
|
ff62000e2c
|
Second attept to commit refactoring config files
|
2021-06-07 12:37:46 -04:00 |
|
David Harris
|
dc0b19dfaa
|
Merge difficulties
|
2021-06-07 09:50:23 -04:00 |
|
David Harris
|
d5ec797ba4
|
Refactored configuration files and renamed testbench-busybear to testbench-linux
|
2021-06-07 09:46:52 -04:00 |
|
Kip Macsai-Goren
|
22e8e06ac7
|
moved privilege dfinitions into wally-constants, upgraded relevant includes
|
2021-06-04 17:55:07 -04:00 |
|
David Harris
|
a26bf37be8
|
Started MMU
|
2021-06-04 11:59:14 -04:00 |
|
David Harris
|
0674f5506e
|
moved shared constants to a shared directory
|
2021-06-03 22:41:30 -04:00 |
|
Kip Macsai-Goren
|
40cfa86935
|
Edited and added constants to support SV48
|
2021-06-01 17:49:45 -04:00 |
|
Ross Thompson
|
72363f5c66
|
Added the ability to exclude branch predictor.
|
2021-04-26 14:27:42 -05:00 |
|
Ross Thompson
|
8e5409af66
|
Icache integrated!
Merge branch 'icache-almost-working' into main
|
2021-04-26 11:48:58 -05:00 |
|
Ross Thompson
|
6e803b724e
|
Merge branch 'tests' into icache-almost-working
|
2021-04-25 21:25:36 -05:00 |
|
bbracker
|
a3487a9e47
|
do script refactor
|
2021-04-24 09:32:09 -04:00 |
|
Noah Boorstin
|
3f0ead9d4e
|
yay buildroot passes a decent amount of tests now
gets through the first 15k instructions, that's good enough for now
also slight change to string parsing in busybear testbench
|
2021-04-19 03:26:08 -04:00 |
|
Noah Boorstin
|
6954e6df4c
|
buildroot: sim is now running!
yes it only gets through 5 instructions right now. Yes that's my fault.
|
2021-04-17 14:44:32 -04:00 |
|
Noah Boorstin
|
4f97e9e761
|
start to add buildroot testbench
This still uses testbench-busybear.sv
I think it might be time to finally rename nearly 'busybear' thing to 'linux'
|
2021-04-16 23:27:29 -04:00 |
|
Domenico Ottolia
|
92bb38fa8c
|
Add support for vectored interrupts
|
2021-04-15 19:13:42 -04:00 |
|
Thomas Fleming
|
303c2c4839
|
Implement support for superpages
|
2021-04-08 02:44:59 -04:00 |
|
bbracker
|
31c6b2d01f
|
Yee hoo first draft of PLIC plus self-checking tests
|
2021-04-04 06:40:53 -04:00 |
|
Ross Thompson
|
e1842c8da6
|
Broken commit. Trying to get exe2memfile.pl to work correctly with non 0x8000_0000 starting addresses.
|
2021-03-23 13:54:59 -05:00 |
|
Noah Boorstin
|
77dd0b4504
|
busybear: allow overwriting read values
|
2021-03-22 17:28:44 -04:00 |
|
bbracker
|
11d4a8ab34
|
first pass at PLIC interface
|
2021-03-22 10:14:21 -04:00 |
|
Shreya Sanghai
|
bbe0957df5
|
Merge branch 'gshare' into main
Conflicts:
wally-pipelined/regression/wave.do
|
2021-03-18 17:25:48 -04:00 |
|
Ross Thompson
|
1091dd10c1
|
Switched to gshare from global history.
Fixed a few minor bugs.
|
2021-03-18 16:05:59 -05:00 |
|
Noah Boorstin
|
bc1a0c6ee7
|
change ifndef to generate/if
|
2021-03-18 12:50:19 -04:00 |
|
Noah Boorstin
|
ced2a32d21
|
busybear: update memory map, add GPIO
|
2021-03-18 12:17:35 -04:00 |
|
Noah Boorstin
|
e7fae21eb8
|
busybear: add COUNTERS define
|
2021-03-16 21:08:47 -04:00 |
|
Shreya Sanghai
|
36f0631203
|
added gshare and global history predictor
|
2021-03-16 17:03:01 -04:00 |
|
Shreya Sanghai
|
9eed875886
|
added global history branch predictor
|
2021-03-16 16:06:40 -04:00 |
|
Ross Thompson
|
4c8952de6a
|
Converted branch predictor preloads to use system verilog rather than modelsim's load command.
|
2021-03-15 12:39:44 -05:00 |
|
Thomas Fleming
|
1294235837
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
Conflicts:
wally-pipelined/src/ebu/ahblite.sv
|
2021-03-11 00:15:58 -05:00 |
|
Ross Thompson
|
87ed6d510c
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2021-03-05 15:27:22 -06:00 |
|
Ross Thompson
|
301166d062
|
Oups. I forgot to update other do files with the commands to preload the branch predictor memories.
|
2021-03-05 15:23:53 -06:00 |
|
Thomas Fleming
|
be6ee84d87
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2021-03-05 15:46:51 -05:00 |
|
Thomas Fleming
|
8c97143be6
|
Place tlb parameters into constant header file
|
2021-03-05 13:35:24 -05:00 |
|
Noah Boorstin
|
f48af209c4
|
busybear: make CSRs only weird for us
|
2021-03-05 00:46:32 +00:00 |
|
Noah Boorstin
|
26d4024b33
|
busybear: fix bootram range
|
2021-03-01 17:45:21 +00:00 |
|