David Harris
|
72c1cc33f5
|
Added Zfencei support in instruction decoder and configurations. Also added riscv-arch-test 32-bit tests to regression.
|
2021-09-15 13:14:00 -04:00 |
|
Ross Thompson
|
d430659983
|
fixed the read timer issue but we still have problems with interrupts and i/o devices.
|
2021-08-06 10:16:06 -05:00 |
|
David Harris
|
c117356432
|
Parameterized I$/D$ configurations and added sanity check assertions in testbench
|
2021-07-20 08:57:13 -04:00 |
|
David Harris
|
b2f7952b3d
|
Added cache configuration to config files
|
2021-07-19 18:19:46 -04:00 |
|
David Harris
|
8ca7abaa02
|
Added support for TVM flag in CSRS and to disabl TLB when MEM_VIRTMEM = 0
|
2021-07-05 20:35:31 -04:00 |
|
David Harris
|
6b9cfe90d8
|
Added ASID & Global PTE handling to TLB CAM
|
2021-07-04 17:52:00 -04:00 |
|
David Harris
|
c897bef8cd
|
Moved BOOTTIM to 0x1000-0x1FFF. Added logic to detect an access to undefined memory and assert HREADY so bus doesn't hang.
|
2021-07-04 01:19:38 -04:00 |
|
bbracker
|
83a1f29c37
|
remove OVP_CSR_CONFIG because it is an alias of BUSYBEAR
|
2021-06-20 22:38:25 -04:00 |
|
David Harris
|
72d8d34e3c
|
allow all size memory access in CLINT; added underscore to peripheral address symbols
|
2021-06-18 08:05:50 -04:00 |
|
David Harris
|
91a13999a9
|
Added SUPPORTED to each peripheral in each config file
|
2021-06-17 21:36:32 -04:00 |
|
David Harris
|
17b76d4cd7
|
Configurable number of performance counters
|
2021-06-10 09:41:26 -04:00 |
|
David Harris
|
e231fc6b00
|
More verilator fixes, but bpred is broken
|
2021-06-09 21:03:03 -04:00 |
|
Kip Macsai-Goren
|
fcb9b1f0e1
|
working version with new mmu comments, old boottim values
|
2021-06-08 15:20:25 -04:00 |
|
David Harris
|
cfe5c27946
|
Resized BOOT TIM to 1 KB
|
2021-06-08 14:04:32 -04:00 |
|
David Harris
|
b37bcc8e38
|
Continued merge
|
2021-06-07 12:49:47 -04:00 |
|
David Harris
|
95cc70295b
|
Merge difficulties
|
2021-06-07 09:50:23 -04:00 |
|
David Harris
|
8bbabb683d
|
Refactored configuration files and renamed testbench-busybear to testbench-linux
|
2021-06-07 09:46:52 -04:00 |
|
David Harris
|
b836679ae1
|
Started MMU
|
2021-06-04 11:59:14 -04:00 |
|
James E. Stine
|
f407bee5ae
|
Mod to config to properly add FP stuff - for icfd test. Should not change regression test through Imperas as just mod to testbench (add tests64d/tests64f but remove from MISA)
|
2021-05-18 13:48:44 -05:00 |
|
Ross Thompson
|
14a69c1d06
|
Added the ability to exclude branch predictor.
|
2021-04-26 14:27:42 -05:00 |
|
Noah Boorstin
|
5902637632
|
buildroot: sim is now running!
yes it only gets through 5 instructions right now. Yes that's my fault.
|
2021-04-17 14:44:32 -04:00 |
|
Shreya Sanghai
|
3696bf4f2c
|
fixed bugs in global history to read latest GHRE
Cherry pick Shreya's commits into main branch.
|
2021-04-15 08:55:22 -05:00 |
|
bbracker
|
ce7b2314ef
|
Yee hoo first draft of PLIC plus self-checking tests
|
2021-04-04 06:40:53 -04:00 |
|
ushakya22
|
ba01d57767
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2021-03-30 15:25:07 -04:00 |
|