Abe
|
09a092abd5
|
Updated MISA defining as well as porting sizes for peripherals (34 to 56)
|
2021-07-07 02:37:09 -04:00 |
|
David Harris
|
6b9cfe90d8
|
Added ASID & Global PTE handling to TLB CAM
|
2021-07-04 17:52:00 -04:00 |
|
David Harris
|
c897bef8cd
|
Moved BOOTTIM to 0x1000-0x1FFF. Added logic to detect an access to undefined memory and assert HREADY so bus doesn't hang.
|
2021-07-04 01:19:38 -04:00 |
|
bbracker
|
83a1f29c37
|
remove OVP_CSR_CONFIG because it is an alias of BUSYBEAR
|
2021-06-20 22:38:25 -04:00 |
|
Abe
|
892c14430b
|
Updated directory coremark_bare's wally-config file to define PMP_ENTRIES
|
2021-06-18 11:46:25 -04:00 |
|
David Harris
|
72d8d34e3c
|
allow all size memory access in CLINT; added underscore to peripheral address symbols
|
2021-06-18 08:05:50 -04:00 |
|
David Harris
|
91a13999a9
|
Added SUPPORTED to each peripheral in each config file
|
2021-06-17 21:36:32 -04:00 |
|
David Harris
|
e231fc6b00
|
More verilator fixes, but bpred is broken
|
2021-06-09 21:03:03 -04:00 |
|
Kip Macsai-Goren
|
fcb9b1f0e1
|
working version with new mmu comments, old boottim values
|
2021-06-08 15:20:25 -04:00 |
|
David Harris
|
cfe5c27946
|
Resized BOOT TIM to 1 KB
|
2021-06-08 14:04:32 -04:00 |
|
David Harris
|
b37bcc8e38
|
Continued merge
|
2021-06-07 12:49:47 -04:00 |
|
David Harris
|
1e67db2f0c
|
Second attept to commit refactoring config files
|
2021-06-07 12:37:46 -04:00 |
|
David Harris
|
95cc70295b
|
Merge difficulties
|
2021-06-07 09:50:23 -04:00 |
|
David Harris
|
8bbabb683d
|
Refactored configuration files and renamed testbench-busybear to testbench-linux
|
2021-06-07 09:46:52 -04:00 |
|
Kip Macsai-Goren
|
b99b5f8e0e
|
moved privilege dfinitions into wally-constants, upgraded relevant includes
|
2021-06-04 17:55:07 -04:00 |
|
David Harris
|
b836679ae1
|
Started MMU
|
2021-06-04 11:59:14 -04:00 |
|
David Harris
|
a61411995a
|
moved shared constants to a shared directory
|
2021-06-03 22:41:30 -04:00 |
|
Kip Macsai-Goren
|
06cf3a8403
|
Edited and added constants to support SV48
|
2021-06-01 17:49:45 -04:00 |
|
Elizabeth Hedenberg
|
08bfaeffe3
|
coremark print statment
|
2021-05-03 19:35:08 -04:00 |
|
Ross Thompson
|
14a69c1d06
|
Added the ability to exclude branch predictor.
|
2021-04-26 14:27:42 -05:00 |
|
Ross Thompson
|
9e40fb072c
|
Merge branch 'tests' into icache-almost-working
|
2021-04-25 21:25:36 -05:00 |
|
Noah Boorstin
|
5902637632
|
buildroot: sim is now running!
yes it only gets through 5 instructions right now. Yes that's my fault.
|
2021-04-17 14:44:32 -04:00 |
|
Thomas Fleming
|
e807f5d771
|
Implement support for superpages
|
2021-04-08 02:44:59 -04:00 |
|
bbracker
|
ce7b2314ef
|
Yee hoo first draft of PLIC plus self-checking tests
|
2021-04-04 06:40:53 -04:00 |
|
Teo Ene
|
6aed8eaea1
|
Updated MISA in coremark_bare config file
|
2021-03-31 20:39:02 -05:00 |
|
Ross Thompson
|
1e83810450
|
Merge of main with the new icache and the branch predictor. I believe there is a bug in the icache with unaligned memory access. The second part of the access is incorrectly relying on the PCF being the address of the next two bytes of the instruction. However this is not always the case as the branch predictor can get the wrong target address. The icache needs to generate the +2 address internally.
|
2021-03-30 23:18:20 -05:00 |
|
Teo Ene
|
07f7df82e3
|
Added BPTYPE to coremark_bare config
|
2021-03-24 16:38:29 -05:00 |
|
bbracker
|
eea7e2e47e
|
first pass at PLIC interface
|
2021-03-22 10:14:21 -04:00 |
|
Noah Boorstin
|
847bf0b9a6
|
change ifndef to generate/if
|
2021-03-18 12:50:19 -04:00 |
|
Noah Boorstin
|
fa1407f6e3
|
everyone gets a bootram
|
2021-03-18 12:35:37 -04:00 |
|
Teo Ene
|
083a24c06b
|
addition to last commit
|
2021-03-17 14:52:31 -05:00 |
|
Elizabeth Hedenberg
|
74ebe0bef2
|
replicating coremark changes into coremark bare
|
2021-03-17 14:36:34 -04:00 |
|
Teo Ene
|
2723b21988
|
Linux CoreMark and baremetal CoreMark split into two separate tests/configs
|
2021-03-04 07:44:33 -06:00 |
|