Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity
2,783 Commits 5 Branches 2 Tags 53 MiB
6076f90bbc
Commit Graph

2783 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Ross Thompson
b146c71b14 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-30 18:10:36 -06:00
Ross Thompson
b6fbc4a1e3 Added mux to select between uncache instruction requests and cached instructions requests. 
Cacheless design almost works with the exception of compressed instructions.
 2021-12-30 18:09:37 -06:00
Ross Thompson
58ef91c94b Fixed wave.do. 2021-12-30 17:57:07 -06:00
Ross Thompson
5904bc68c7 Patched up the linux-wave.do file. 2021-12-30 17:53:43 -06:00
David Harris
42df98bc6d Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 23:40:02 +00:00
David Harris
b96439dd73 Fixes to counters; buildroot still broken 2021-12-30 23:39:59 +00:00
Ross Thompson
8e4467654a Working without dcache. 2021-12-30 16:01:31 -06:00
Ross Thompson
91f67f19a7 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-30 15:52:15 -06:00
Ross Thompson
6c45da022b Progress on non dcache mode working. 2021-12-30 15:51:07 -06:00
David Harris
4f052b1ab5 Moved SDC folder into uncore 2021-12-30 21:38:24 +00:00
Ross Thompson
9136b1fd73 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-30 15:26:41 -06:00
Ross Thompson
6b59c03d1b No dcache now supported. Does not pass regression tests however. 2021-12-30 15:26:32 -06:00
David Harris
347896064d Removed unnecessary generate inside hptw 2021-12-30 21:21:00 +00:00
David Harris
8225f85b86 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 21:15:00 +00:00
David Harris
7847ff33fc Removed carry-save multiplier option from muldiv 2021-12-30 21:14:57 +00:00
Ross Thompson
c79e14fec5 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-30 14:56:24 -06:00
Ross Thompson
b6c9d01f8b Separated the icache from the bus fetching logic. I was able to share the same fsm between the lsu and ifu. 2021-12-30 14:56:17 -06:00
David Harris
2327f4b6bf Added names to generate blocks 2021-12-30 20:55:48 +00:00
Ross Thompson
86514a6a23 icache separated from bus fetch fsm. Does not work yet. 2021-12-30 14:23:05 -06:00
Kip Macsai-Goren
41db2743f5 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 17:32:03 +00:00
David Harris
028a876a4e erge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 17:22:22 +00:00
David Harris
d7653dedee Added wally-riscv-arch-test MMU tests and removed imperas MMU tests from regresssion 2021-12-30 17:22:18 +00:00
Ross Thompson
bed7794a18 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-30 11:01:22 -06:00
Ross Thompson
9bcb105aa4 Changed names of Icache signals. 2021-12-30 11:01:11 -06:00
David Harris
5a9269591b Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 16:49:36 +00:00
David Harris
9ab4ecdd16 Fixed page table entreis so WALLY-MMU-SV32, SV39, SV48 now run 2021-12-30 16:46:19 +00:00
Ross Thompson
a37c7515bd Icache now works with any sized cache line a power of 2, greater than or equal to 32. 2021-12-30 10:37:57 -06:00
Ross Thompson
d50a65720d More name cleanup in caches. 2021-12-30 09:18:16 -06:00
Ross Thompson
077bc35e10 Updated lsu so it is possible to condictionally implement dcache or passthrough to ebu. 2021-12-29 22:24:37 -06:00
Ross Thompson
e0ff7564f4 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-29 21:39:57 -06:00
Ross Thompson
d474caf24f Removed WAdr from cacheway as it is redundant. 2021-12-29 21:39:43 -06:00
Ross Thompson
7765178a04 Rename of dcache interface signals. 2021-12-29 21:26:15 -06:00
David Harris
c54d81ab04 Fixed generate statement name in csrm for buildroot regression 2021-12-30 03:01:21 +00:00
David Harris
f441c8e16a Fixed lint for RV32IC by handling PMP_ENTRIES = 0 in csrm, but may have broken buildroot. 2021-12-30 02:38:42 +00:00
David Harris
23985eda0a erge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 02:25:48 +00:00
David Harris
d8ba97cf71 RV32ic tests running for simple machine with no privileged unit 2021-12-30 02:25:46 +00:00
Ross Thompson
fd341eda04 Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-29 20:18:06 -06:00
Ross Thompson
dd81076671 Fixed lint issues with SDC. 2021-12-29 20:18:00 -06:00
David Harris
5ac170cb3a Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-30 00:53:44 +00:00
David Harris
98aaa970dd rv32i regression and linting 2021-12-30 00:53:39 +00:00
Katherine Parry
30562bcada all FCVT imperas tests pass 2021-12-30 00:19:40 +00:00
Ross Thompson
12eeda900b Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main 2021-12-29 17:56:58 -06:00
Ross Thompson
a16b97cfb4 Added default to busfsm. 2021-12-29 17:53:24 -06:00
David Harris
50b43d3d64 .gitmodule added dirty riscv-arch-test 2021-12-29 23:50:17 +00:00
David Harris
916d62fa02 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2021-12-29 23:49:16 +00:00
Ross Thompson
90ccc94e5e Moved lsu interlock fpm to separate module. 2021-12-29 17:40:24 -06:00
Ross Thompson
81741925aa Moved LSU Bus interface control path into it's own module. 2021-12-29 17:35:45 -06:00
Ross Thompson
0782e5c5a6 Moved LSU Bus interface control path into it's own module. 2021-12-29 17:12:29 -06:00
Ross Thompson
1730f644af Name cleanup in LSU. 2021-12-29 16:34:35 -06:00
Ross Thompson
050523487c Changed names of lsu address signals. 2021-12-29 15:03:34 -06:00