7 Commits

Author	SHA1	Message	Date
Noah Boorstin	3f2820646d	More testbench setup work ... - Copy bare-bones testbench from E85 - have testbench instantiate a wallypipelinedhart so we can simulate memory/peripherals easier - Create .gitignore for vsim files - Make PC reset a macro, change to 0x1000 to conform to the bootloader I don't know a good way to put the linux register trace file we're generating on git, since its both nontrivial to make and way to big to keep in a git repo for now it lives in /mnt/scratch/riscv_testbench/	2021-01-21 17:55:05 -05:00
Noah Boorstin	b93a37cdb6	copy testbench to modify for busybear	2021-01-21 16:17:34 -05:00
David Harris	2f24249d17	testgen-ADD-SUB working and testbench simualtes with new vectors for rv32 and rv64	2021-01-20 01:04:28 -05:00
David Harris	f9ad54f18c	Changed to . notation for instantiation, cleaned up dmem	2021-01-18 20:16:53 -05:00
David Harris	cf0958c54e	Added GPIO	2021-01-15 00:25:56 -05:00
David Harris	cccb47d795	Added GPIO	2021-01-15 00:19:31 -05:00
David Harris	d6a6f67b04	Initial Checkin	2021-01-14 23:37:51 -05:00