David Harris
|
3cb9e5acd3
|
Fixed adrdecs to use Access signals for TIMs
|
2021-07-05 23:42:58 -04:00 |
|
David Harris
|
8ca7abaa02
|
Added support for TVM flag in CSRS and to disabl TLB when MEM_VIRTMEM = 0
|
2021-07-05 20:35:31 -04:00 |
|
bbracker
|
a45b61ede9
|
turns out I should not have tried renaming FStallD to FPUStallD because that name was already used! All the same it does feel weird to have two such signals floating around \(ah pun!\)
|
2021-05-28 23:11:37 -04:00 |
|
Thomas Fleming
|
e091f430e0
|
Clean up PMA checker and begin PMP checker
|
2021-04-29 02:20:39 -04:00 |
|
Thomas Fleming
|
70c801331a
|
Implement virtual memory protection
|
2021-04-21 19:58:36 -04:00 |
|
Noah Boorstin
|
0af002eb2f
|
busybear: make CSRs only weird for us
|
2021-03-05 00:46:32 +00:00 |
|
Noah Boorstin
|
856a1079cc
|
busybear: change sstatus, mstatus reset value
|
2021-02-28 16:19:03 +00:00 |
|
kaveh pezeshki
|
e8b306bcba
|
merged with main to integrate with AHB
|
2021-02-26 05:37:10 -08:00 |
|
David Harris
|
cc42655789
|
More memory interface, ALU testgen
|
2021-02-15 10:10:50 -05:00 |
|
Noah Boorstin
|
c03f69fb80
|
Change CSR reset and available bits to conform to OVPsim
Now actually keeping perfectly in line with OVP for the first 100k instrs. Yay.
|
2021-02-04 22:03:45 +00:00 |
|
David Harris
|
92bf1674b4
|
Moved fpu to temporary location to fix compile and cleaned up interface formatting
|
2021-02-01 23:44:41 -05:00 |
|
David Harris
|
07af481b67
|
Reorganized src hierarchically
|
2021-01-30 11:50:37 -05:00 |
|