mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	Finished up testbench reformatting
This commit is contained in:
		
							parent
							
								
									b9c97c6a8c
								
							
						
					
					
						commit
						ff72cbc1b2
					
				| @ -560,7 +560,8 @@ module testbench; | |||||||
|     int    file; |     int    file; | ||||||
|     string LogFile; |     string LogFile; | ||||||
|     logic  resetD, resetEdge; |     logic  resetD, resetEdge; | ||||||
|     logic  Enable, InvalDelayed; |     logic  Enable; | ||||||
|  |     logic  InvalDelayed, InvalEdge; | ||||||
|      |      | ||||||
|     assign Enable = dut.core.ifu.bus.icache.icache.cachefsm.LRUWriteEn &  |     assign Enable = dut.core.ifu.bus.icache.icache.cachefsm.LRUWriteEn &  | ||||||
|                     dut.core.ifu.immu.immu.pmachecker.Cacheable & |                     dut.core.ifu.immu.immu.pmachecker.Cacheable & | ||||||
|  | |||||||
		Loading…
	
		Reference in New Issue
	
	Block a user