Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Name changes for states in LSU.

Browse Source
This commit is contained in:
Ross Thompson 2021-12-28 15:03:24 -06:00
parent c1789932a4
commit fe5f016a16
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
wally-pipelined/src/lsu/lsu.sv
View File

@ -455,8 +455,8 @@ module lsu
assign NextFetchCount = FetchCount + 1'b1;
typedef enum {STATE_BUS_READY,
STATE_BUS_FETCH_WDV,
STATE_BUS_WRITE_WDV,
STATE_BUS_FETCH,
STATE_BUS_WRITE,
STATE_BUS_UNCACHED_WRITE,
STATE_BUS_UNCACHED_WRITE_DONE,
STATE_BUS_UNCACHED_READ,
@ -500,13 +500,13 @@ module lsu
end
// D$ Fetch Line
else if(DCFetchLine) begin
BusNextState = STATE_BUS_FETCH_WDV;
BusNextState = STATE_BUS_FETCH;
CntReset = 1'b1;
BusStall = 1'b1;
end
// D$ Write Line
else if(DCWriteLine) begin
BusNextState = STATE_BUS_WRITE_WDV;
BusNextState = STATE_BUS_WRITE;
CntReset = 1'b1;
BusStall = 1'b1;
end
@ -544,7 +544,7 @@ module lsu
SelUncached = 1'b1;
end
STATE_BUS_FETCH_WDV: begin
STATE_BUS_FETCH: begin
BusStall = 1'b1;
PreCntEn = 1'b1;
DCtoAHBReadM = 1'b1;
@ -554,11 +554,11 @@ module lsu
BusNextState = STATE_BUS_READY;
BUSACK = 1'b1;
end else begin
BusNextState = STATE_BUS_FETCH_WDV;
BusNextState = STATE_BUS_FETCH;
end
end
STATE_BUS_WRITE_WDV: begin
STATE_BUS_WRITE: begin
BusStall = 1'b1;
PreCntEn = 1'b1;
DCtoAHBWriteM = 1'b1;
@ -567,7 +567,7 @@ module lsu
BusNextState = STATE_BUS_READY;
BUSACK = 1'b1;
end else begin
BusNextState = STATE_BUS_WRITE_WDV;
BusNextState = STATE_BUS_WRITE;
end
end
endcase