Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Update SVF test

Browse Source
This commit is contained in:
Matthew Otto 2024-07-05 09:45:00 -05:00
parent 028cdde868
commit fd54731cf6
3 changed files with 11 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
testbench/jtag/svf_convert.py
View File

@ -11,7 +11,7 @@ MAXLEN = 2**LENGTH_BITS
def main():
filepath = "testbench/jtag/test.svf"
dest_filepath = "testbench/jtag/test.mem"
dest_filepath = "testbench/jtag/test.memfile"
with open(filepath, "r") as file:
data = file.read()
data = data.lower()

14
testbench/jtag/test.svf
View File

@ -1,8 +1,12 @@
// SVF commands to pull to idcode out of jtag module
SIR 5 TDI(1); // IDCODE
SDR 32 TDO(DEADBEEF);
SDR 32 TDO(DEADBEAF); // JTAG_Driver should throw error if TDO value doesn't match what is scanned out
RUNTEST 55;
sir 8 !and multiline commands
tdo(99);
SDR 32 TDO(1002AC05);
//SDR 32 TDO(DEADBEAF); ! JTAG_Driver should throw error if TDO value doesn't match what is scanned out
!RUNTEST 55;
SIR 5 TDI(10); // DTMCS
SDR 32 TDO(71) MASK(FFFF8FFF);
SIR 5 TDI(11); // DMI
SDR 41 TDI(4000000006); // Activate DM
SDR 41 TDI(4400000001); // Send Read DMStatus command
SDR 41 TDO(A3) MASK(FF); // Scan out DMStatus

2
testbench/testbench.sv
View File

@ -583,7 +583,7 @@ module testbench;
// TODO: drive jtag clock at 1/10th core clock (variable)
if (P.DEBUG_SUPPORTED) begin
always @(posedge clk) begin
jtagmemfilename = "../tests/test.svf.memfile";
jtagmemfilename = "../tests/jtag/test.memfile";
if (LoadMem) begin
$readmemh(jtagmemfilename, jtag.MEM);
$display("Read memfile %s", jtagmemfilename);