Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Reverted the IROM/DTIM address range modelsim assignment.

Browse Source
This commit is contained in:
Ross Thompson 2022-11-30 17:03:25 -06:00
parent 2f582cd91f
commit fa22484cfe
10 changed files with 18 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
pipelined/config/rv32e/wally-config.vh
View File

@ -88,10 +88,10 @@
// Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits // Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits
`define DTIM_SUPPORTED 1'b0 `define DTIM_SUPPORTED 1'b0
`define DTIM_BASE 34'h80000000 `define DTIM_BASE 34'h80000000
`define DTIM_RANGE 34'h00001FFF `define DTIM_RANGE 34'h007FFFFF
`define IROM_SUPPORTED 1'b0 `define IROM_SUPPORTED 1'b0
`define IROM_BASE 34'h80000000 `define IROM_BASE 34'h80000000
`define IROM_RANGE 34'h00001FFF `define IROM_RANGE 34'h007FFFFF
`define BOOTROM_SUPPORTED 1'b1 `define BOOTROM_SUPPORTED 1'b1
`define BOOTROM_BASE 34'h00001000 `define BOOTROM_BASE 34'h00001000
`define BOOTROM_RANGE 34'h00000FFF `define BOOTROM_RANGE 34'h00000FFF

4
pipelined/config/rv32gc/wally-config.vh
View File

@ -87,10 +87,10 @@
// Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits // Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits
`define DTIM_SUPPORTED 1'b0 `define DTIM_SUPPORTED 1'b0
`define DTIM_BASE 34'h80000000 `define DTIM_BASE 34'h80000000
`define DTIM_RANGE 34'h00001FFF `define DTIM_RANGE 34'h007FFFFF
`define IROM_SUPPORTED 1'b0 `define IROM_SUPPORTED 1'b0
`define IROM_BASE 34'h80000000 `define IROM_BASE 34'h80000000
`define IROM_RANGE 34'h00001FFF `define IROM_RANGE 34'h007FFFFF
`define BOOTROM_SUPPORTED 1'b1 `define BOOTROM_SUPPORTED 1'b1
`define BOOTROM_BASE 34'h00001000 `define BOOTROM_BASE 34'h00001000
`define BOOTROM_RANGE 34'h00000FFF `define BOOTROM_RANGE 34'h00000FFF

4
pipelined/config/rv32i/wally-config.vh
View File

@ -88,10 +88,10 @@
// Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits // Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits
`define DTIM_SUPPORTED 1'b1 `define DTIM_SUPPORTED 1'b1
`define DTIM_BASE 34'h80000000 `define DTIM_BASE 34'h80000000
`define DTIM_RANGE 34'h000007FF `define DTIM_RANGE 34'h007FFFFF
`define IROM_SUPPORTED 1'b1 `define IROM_SUPPORTED 1'b1
`define IROM_BASE 34'h80000000 `define IROM_BASE 34'h80000000
`define IROM_RANGE 34'h000007FF `define IROM_RANGE 34'h007FFFFF
`define BOOTROM_SUPPORTED 1'b0 `define BOOTROM_SUPPORTED 1'b0
`define BOOTROM_BASE 34'h00001000 `define BOOTROM_BASE 34'h00001000
`define BOOTROM_RANGE 34'h00000FFF `define BOOTROM_RANGE 34'h00000FFF

4
pipelined/config/rv32ic/wally-config.vh
View File

@ -87,10 +87,10 @@
// Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits // Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits
`define DTIM_SUPPORTED 1'b1 `define DTIM_SUPPORTED 1'b1
`define DTIM_BASE 34'h80000000 `define DTIM_BASE 34'h80000000
`define DTIM_RANGE 34'h00000FFF `define DTIM_RANGE 34'h007FFFFF
`define IROM_SUPPORTED 1'b1 `define IROM_SUPPORTED 1'b1
`define IROM_BASE 34'h80000000 `define IROM_BASE 34'h80000000
`define IROM_RANGE 34'h00003FFF `define IROM_RANGE 34'h007FFFFF
`define BOOTROM_SUPPORTED 1'b0 `define BOOTROM_SUPPORTED 1'b0
`define BOOTROM_BASE 34'h00001000 `define BOOTROM_BASE 34'h00001000
`define BOOTROM_RANGE 34'h00000FFF `define BOOTROM_RANGE 34'h00000FFF

4
pipelined/config/rv64BP/wally-config.vh
View File

@ -92,10 +92,10 @@
`define DTIM_SUPPORTED 1'b0 `define DTIM_SUPPORTED 1'b0
`define DTIM_BASE 56'h80000000 `define DTIM_BASE 56'h80000000
`define DTIM_RANGE 56'h00001FFF `define DTIM_RANGE 56'h007FFFFF
`define IROM_SUPPORTED 1'b0 `define IROM_SUPPORTED 1'b0
`define IROM_BASE 56'h80000000 `define IROM_BASE 56'h80000000
`define IROM_RANGE 56'h00001FFF `define IROM_RANGE 56'h007FFFFF
`define BOOTROM_SUPPORTED 1'b1 `define BOOTROM_SUPPORTED 1'b1
`define BOOTROM_BASE 56'h00001000 `define BOOTROM_BASE 56'h00001000
`define BOOTROM_RANGE 56'h00000FFF `define BOOTROM_RANGE 56'h00000FFF

4
pipelined/config/rv64fpquad/wally-config.vh
View File

@ -94,10 +94,10 @@
// *** each of these is `PA_BITS wide. is this paramaterizable INSIDE the config file? // *** each of these is `PA_BITS wide. is this paramaterizable INSIDE the config file?
`define DTIM_SUPPORTED 1'b0 `define DTIM_SUPPORTED 1'b0
`define DTIM_BASE 56'h80000000 `define DTIM_BASE 56'h80000000
`define DTIM_RANGE 56'h00001FFF `define DTIM_RANGE 56'h007FFFFF
`define IROM_SUPPORTED 1'b0 `define IROM_SUPPORTED 1'b0
`define IROM_BASE 56'h80000000 `define IROM_BASE 56'h80000000
`define IROM_RANGE 56'h00001FFF `define IROM_RANGE 56'h007FFFFF
`define BOOTROM_SUPPORTED 1'b1 `define BOOTROM_SUPPORTED 1'b1
`define BOOTROM_BASE 56'h00001000 // spec had been 0x1000 to 0x2FFF, but dh truncated to 0x1000 to 0x1FFF because upper half seems to be all zeros and this is easier for decoder `define BOOTROM_BASE 56'h00001000 // spec had been 0x1000 to 0x2FFF, but dh truncated to 0x1000 to 0x1FFF because upper half seems to be all zeros and this is easier for decoder
`define BOOTROM_RANGE 56'h00000FFF `define BOOTROM_RANGE 56'h00000FFF

4
pipelined/config/rv64gc/wally-config.vh
View File

@ -94,10 +94,10 @@
// *** each of these is `PA_BITS wide. is this paramaterizable INSIDE the config file? // *** each of these is `PA_BITS wide. is this paramaterizable INSIDE the config file?
`define DTIM_SUPPORTED 1'b0 `define DTIM_SUPPORTED 1'b0
`define DTIM_BASE 56'h80000000 `define DTIM_BASE 56'h80000000
`define DTIM_RANGE 56'h00001FFF `define DTIM_RANGE 56'h007FFFFF
`define IROM_SUPPORTED 1'b0 `define IROM_SUPPORTED 1'b0
`define IROM_BASE 56'h80000000 `define IROM_BASE 56'h80000000
`define IROM_RANGE 56'h00001FFF `define IROM_RANGE 56'h007FFFFF
`define BOOTROM_SUPPORTED 1'b1 `define BOOTROM_SUPPORTED 1'b1
`define BOOTROM_BASE 56'h00001000 // spec had been 0x1000 to 0x2FFF, but dh truncated to 0x1000 to 0x1FFF because upper half seems to be all zeros and this is easier for decoder `define BOOTROM_BASE 56'h00001000 // spec had been 0x1000 to 0x2FFF, but dh truncated to 0x1000 to 0x1FFF because upper half seems to be all zeros and this is easier for decoder
`define BOOTROM_RANGE 56'h00000FFF `define BOOTROM_RANGE 56'h00000FFF

4
pipelined/config/rv64i/wally-config.vh
View File

@ -94,10 +94,10 @@
// *** each of these is `PA_BITS wide. is this paramaterizable INSIDE the config file? // *** each of these is `PA_BITS wide. is this paramaterizable INSIDE the config file?
`define DTIM_SUPPORTED 1'b1 `define DTIM_SUPPORTED 1'b1
`define DTIM_BASE 56'h80000000 `define DTIM_BASE 56'h80000000
`define DTIM_RANGE 56'h000007FF `define DTIM_RANGE 56'h007FFFFF
`define IROM_SUPPORTED 1'b1 `define IROM_SUPPORTED 1'b1
`define IROM_BASE 56'h80000000 `define IROM_BASE 56'h80000000
`define IROM_RANGE 56'h000007FF `define IROM_RANGE 56'h007FFFFF
`define BOOTROM_SUPPORTED 1'b0 `define BOOTROM_SUPPORTED 1'b0
`define BOOTROM_BASE 56'h00001000 // spec had been 0x1000 to 0x2FFF, but dh truncated to 0x1000 to 0x1FFF because upper half seems to be all zeros and this is easier for decoder `define BOOTROM_BASE 56'h00001000 // spec had been 0x1000 to 0x2FFF, but dh truncated to 0x1000 to 0x1FFF because upper half seems to be all zeros and this is easier for decoder
`define BOOTROM_RANGE 56'h00000FFF `define BOOTROM_RANGE 56'h00000FFF

2
pipelined/regression/wally-pipelined-batch.do
View File

@ -76,7 +76,7 @@ if {$2 eq "buildroot" || $2 eq "buildroot-checkpoint"} {
run -all run -all
# power off -r /dut/core/* # power off -r /dut/core/*
} else { } else {
vlog -lint -work wkdir/work_${1}_${2} +incdir+../config/$1 +incdir+../config/shared ../testbench/testbench.sv ../testbench/common/*.sv ../src/*/*.sv ../src/*/*/*.sv -suppress 2583 -suppress 7063,2596 +define+DTIM_RANGE=8388607 +define+IROM_RANGE=8388607 vlog -lint -work wkdir/work_${1}_${2} +incdir+../config/$1 +incdir+../config/shared ../testbench/testbench.sv ../testbench/common/*.sv ../src/*/*.sv ../src/*/*/*.sv -suppress 2583 -suppress 7063,2596
# start and run simulation # start and run simulation
# remove +acc flag for faster sim during regressions if there is no need to access internal signals # remove +acc flag for faster sim during regressions if there is no need to access internal signals
vopt wkdir/work_${1}_${2}.testbench -work wkdir/work_${1}_${2} -G TEST=$2 -o testbenchopt vopt wkdir/work_${1}_${2}.testbench -work wkdir/work_${1}_${2} -G TEST=$2 -o testbenchopt

2
pipelined/regression/wally-pipelined.do
View File

@ -80,7 +80,7 @@ if {$2 eq "buildroot" || $2 eq "buildroot-checkpoint"} {
vlog +incdir+../config/$1 +incdir+../config/shared ../testbench/testbench.sv ../testbench/common/*.sv ../src/*/*.sv ../src/*/*/*.sv -suppress 2583 -suppress 7063 +define+RAM_LATENCY=$3 +define+BURST_EN=$4 vlog +incdir+../config/$1 +incdir+../config/shared ../testbench/testbench.sv ../testbench/common/*.sv ../src/*/*.sv ../src/*/*/*.sv -suppress 2583 -suppress 7063 +define+RAM_LATENCY=$3 +define+BURST_EN=$4
} else { } else {
# *** modelsim won't take `PA_BITS, but will take other defines for the lengths of DTIM_RANGE and IROM_LEN. For now just live with the warnings. # *** modelsim won't take `PA_BITS, but will take other defines for the lengths of DTIM_RANGE and IROM_LEN. For now just live with the warnings.
vlog +incdir+../config/$1 +incdir+../config/shared ../testbench/testbench.sv ../testbench/common/*.sv ../src/*/*.sv ../src/*/*/*.sv -suppress 2583 -suppress 7063 +define+DTIM_RANGE=56'd8388607 +define+IROM_RANGE=56'd8388607 vlog +incdir+../config/$1 +incdir+../config/shared ../testbench/testbench.sv ../testbench/common/*.sv ../src/*/*.sv ../src/*/*/*.sv -suppress 2583 -suppress 7063
} }
vopt +acc work.testbench -G TEST=$2 -G DEBUG=1 -o workopt vopt +acc work.testbench -G TEST=$2 -G DEBUG=1 -o workopt